

**Microbaud
Developments**

**MACHINE
LANGUAGE
INTERFACE**

Dear Customer,

Unfortunately we have discovered three errors in the Construction Guide of which you should be aware. Please amend your copy as follows:-

The fourth paragraph below "CONSTRUCTION" should be changed to read:-

..... In the following section. Take M4b and M5b and bend pins 9 to 17 (EXCEPT PIN 12) out horizontal on both RAMs. Now take

The second paragraph below the heading "EPROM CURRENT DRAIN" contains two mistakes. It should read as follows:-

First, cut the track the track joining U28 pin 10 to ground.* Connect pin one of U28 to the ground rail above it (on the rear of the PCB). Then, connect U28 pin 10 to U17 pin 9 using a piece

* This must be done prior to the insertion of the IC - it can still be cut if the rest of the EPROM CURRENT DRAIN modification is not carried out at this stage.

Good luck with the construction of your MLI, and we wish you every success with your future machine code programming.

Yours sincerely,

Michael Tager

for MICROBAUD DEVELOPMENTS.

DISCLAIMER

Whilst every effort has been made to ensure that this Machine Language Interface will operate as indicated efficiently and properly if constructed according to the attached details, or purchased assembled, no responsibility will be accepted in respect of failure for any reason at all of the aforesaid Interface to operate effectively or at all due to any fault in design or otherwise and no responsibility is accepted for any damage caused by the Interface to any connected equipment. Further, no responsibility is accepted in respect of any injury or damage of any kind caused by any fault in the design, construction or otherwise of the Interface as aforesaid.

SEMICONDUCTORS

- 2 CD4011 Quad 2-input NAND (U14, U27)
- 1 CD4012 Dual 4-input NAND (U22)
- 2 CD4013 Dual D Flip-Flop (U1, U13)
- 2 CD4017 Decoded Decimal Counter (U2, U3)
- 2 CD4021 8-stage Parallel Input Shift Register (U11, U12)
- 2 CD4023 Triple 3-input NAND (U16, U17)
- 2 CD4028 BCD to Decimal Decoder (U25, U26)
- 1 CD4049 Hex Inverter (U33)
- 1 CD4052 Differential 4-channel Multiplexer (U8)
- 1 CD4068 8-input AND (U21) ?
- 1 CD4073 Triple 3-input AND (U18)
- 1 CD4078 8-input NOR (U20)
- 2 CD4081 Quad 2-input AND (U15, U19)
- 6 CD4094 8-bit Shift and Store Register (U4, U5, U6, U7, U9, U10)
- 1 CD4503 (or 40097) 3-state Hex Buffer (U28)
- 2 MM74C85 (or 40085) 4-bit Magnitude Comparator (U23, U24)
- 4 6116 4Kx4 CMOS RAM (M4a, M4b, M5a, M5b)

- 1 2716 2Kx8 EPROM (M2) These need to be pre-programmed with at least
- 1 2732 4Kx8 EPROM (M3) the WROM instruction. A suitable set is available from Microbaud Developments.

- 1 2N3906 transistor
- 1 Miniature red LED
- 1 1N4002 rectifier diode

CAPACITORS

- 1 100uF/16VW axial electrolytic
- 9 0.1uF bypass capacitors ("redcaps")

RESISTORS (1/4W, 5%)

- 13 100K
- 1 4K7

MISCELLANEOUS

Solder, spacers, nuts, bolts, etc.

OPTIONAL AC POWER SUPPLY

- 1 7805 regulator
- 2 0.1uF bypass capacitors ("redcaps")
- 2 1N4002 rectifier diodes
- 1 100uF/16VW axial electrolytic

CONSTRUCTION

pin 1 *4* *visu de montage*
The first task is to drill the four mounting holes on the PCB, and, if you intend using the optional AC Power Supply, drill the mounting hole for the regulator. Next, fix the 16 pin DIP plug onto one end of the ribbon cable (this is done using a special clamping tool or a hammer^{or vice}). Solder the other end of the cable to the connector of an old module, having first removed and discarded the module PCB. Ensure that pin 1 goes to V+, pin 16 to B4 etc. **This lead is crucial to the whole MLI**, so it would be best to triple check the lead for continuity and accuracy.

Start construction on the PCB by placing the resistors and diodes into position. Check the orientation of the diodes and solder these components into the board. Next solder in the IC sockets, noting that no sockets are required for M1, I/O A, I/O C and 'SPARE', and the 6 pole DIP switch. If you are not using sockets be sure the ICs are correctly oriented, and solder the power supply pins first, with the barrel of the soldering iron connected to the ground track of the PCB. **N.B. DO NOT solder in the CMOS RAMs yet!** Place the capacitors, transistor and LED into the board, once again checking the orientation, and solder these and the battery clip to the board.

INTRODUCTION

The Microbaud Developments Machine Language Interface has two major sections. Firstly, it provides up to 4K of EPROM which can hold routines dedicated to the MLI and routines which are frequently used and are best kept in a permanent form, such as CODE, DECODE, an assembler and disassembler.

Secondly, the MLI contains 4K of CMOS RAM which is totally independent of the calculator's main memory and is under your total control. This memory is treated as an applications ROM by the calculator, and it is in this area that you may write your own machine language functions and routines.

There is also provision in the MLI for an external set of input/output ports, although these are not fully implemented on the board.

TECHNICAL OVERVIEW

The HP-41C/CV uses ten bit words to communicate data and instructions in a serial format both internally and with external devices such as applications ROMs or the MLI. On the block diagram you can see that data shifted out on the ISA line from the MLI to the HP-41 may come from the EPROM or the CMOS RAM (or the Input Port if it is implemented). One of these sources is selected by the Address Bus lines AB(C-F).

During any given 56-bit HP-41 machine cycle, sixteen bits of ROM address information is shifted out through the ISA line. They arrive at the MLI ISA Input Shift Register which latches them. ISA Enable (from the Control Signals Generator) gates this address onto the Address Bus. At this stage comparators check to see if the address on the Bus matches either the EPROM address or the RAM address. If either of these addresses match, the appropriate control signals (e.g. RAMO*, PORIO*, PROMO*) are asserted and the ISA Output Shift Register has the ten bit word on IOS(0-9) dumped into it at the correct time, and this word is subsequently shifted out.

The MLI decodes a special instruction in order to write to the CMOS RAM. The instruction is WROM (or WRITE SEX), hex code 040, and is a NOP in the HP-41 so that it does not affect the subsequent 56-bit machine cycle. When the write has been decoded, the data bits are used to determine the Note that the Data Input Shift Register latches the 'C' register in the HP-41 CPU (not the user-level 'c' register) whenever the least significant bit of C becomes DL0, thus the ten bit word loaded into RAM is the lowest ten bits of the C register.

Each instruction which arrives at the MLI is first latched into the ISA Input Shift Register, and then goes to the Control Signals Generator via the Address Bus AB(G-F). The WROM instruction is decoded in the Control Signals Generator and the most significant bits of the Data Input Shift Register are placed in the Address Bus AB(0-F), while the Data Lines DL(C-9) are gated to the RAM inputs. When both READ and RAMCE* are low (i.e. READ is not asserted and RAMCE* is asserted), the ten bit word on the Data Line DL(0-9) is written into the RAM.

PARTS LIST

- 1 PCB "Microbaud Developments Machine Language Interface", 245x125mm
- 1 case, 250x145x30mm, e.g. custom-built marineplate steel box available from Microbaud Developments
- 1 16 pin DIL plug
- 1 6 pole DIP switch
- 1 battery holder (4xAA NiCd or 3xAA Alkaline)
- 1 battery clip (to suit battery holder)
- 1 length 16 core ribbon cable, about 35cm
- 1 old HP module

SOCKETS (if required)

- 4 24 pin DIL
- 18 16 pin DIL (note that at least 2 24 pin and
- 12 14 pin DIL 1 16 pin socket is required)

At this stage it is good practice to visually check your soldering, cleaning away blobs and strands of solder which may short tracks. Once the board has been cleaned and checked, all the ICs except the CMOS RAMs may be plugged into their sockets. Ensuring that a suitable set of EPROMs has been plugged into the board, disable the RAM by switching the RAM Enable switch (AND the XABC switch) to 'off', plug the ribbon cable into I/O B and a calculator and press 'ON'. Execute a CAT 2 and you should see the EPROM functions displayed. Try assigning 'CODE' to a key. Place the following string into ALPHA: "10414243444546". XEQ "CODE" (or press your assigned key. If "ABCDEF" appears in the X-register everything is fine.

The next step is to solder a piece of thin wire (wire wrap wire is recommended) between pin 15 of I/O C and the hole at the top right of the 'I' EPROM. Now comes the tricky part! We have four RAMs which we will call M4a, M4b, M5a and M5b. It may be best to tag the RAMs so that you don't get too confused in the following section. Take M4b and M5b and bend pins 9 to 17 out horizontal on both RAMs. Now take M4b and carefully bend pins 9, 10, 11, 13, 15 and 17 right up out of the way. Do the same to pins 10, 13, 14, 15, 16 and 17 of M5b. Place M4b on top of M4a piggy-back style and solder the remaining unbent pins of M4b to the corresponding pins directly below on M4a. Give M5a and M5b the same treatment. Now plug the M4 and M5 RAM sets into their appropriate sockets (or solder them into the board).

Pin 16 of M4b should be overlapping pin 9 of M5b, as should pin 14 of M4b with pin 11 of M5b. Solder these two sets of overlapping pins so that there are two 'bridges' between the two RAM sets. Solder a piece of wire to each 'bridge' and connect one to each of the two adjacent holes on the right side of I/O B. The order in which they are connected is not important.

Switch the RAM Address switches to 8000, that is RA0 on, RA1, RA2 and RA3 off. To zero the entire RAM memory space you may use either of two methods:

- 1) With "OK" in the ALPHA register (a precaution against accidental clearing), run 'CLR0M' in the Microbaud EPROM, or
- 2) Run 'ZR' from Appendix 2 with start address 8000 and end address 8FFF.

Now switch REN (RAM Enable) on (leave XABC off) and set up a null Function Address Table using "The ROM Address Space" in Appendix 1 as a guide. You may like to give your pseudo-ROM RAM a name which will appear first in the CAT 2 listing. An example of this is also found in Appendix 1. You can now write, load and run your own machine language routines! To try out the MLI you may like to load some of the machine language routines which appear in Appendix 2.


EPROM CURRENT DRAIN

Some brands of EPROM we have tried draw excessive amounts of current even when switched off - they have a very low impedance OE input which is high even when the MLI is unplugged, and so sinks about 50mA. Typically your MLI should draw around 100uA when unplugged. If you have an excessive current drain it can be fixed using the directions below.

First, cut the track coming from the pad at the top right of the 'I' EPROM. Connect the EPROM side of the cut track to the perimeter ground track using a piece of insulated wire. Next, cut three tracks, these being the track to the lower (cathode) lead of the LED, the track joining U28 pin 1 to +5V (on the rear of the PCB) and the track joining U28 pin 10 to ground.* Then, connect U28 pin 10 to U28 pin 9 using a piece of thin wire. This is best done by joining the two pads on the rear of the PCB. Connect U28 pin 9 to the lower lead of the LED in the same way. Check to see that the EPROMs are still working normally.

APPENDIX 1

The ROM Address Space and The Function Address Table




ROM and RAM are separate entities, mutually exclusive.


RAM is addressed by 10-bit addresses for each 56-bit register (000 to 3FF).

ROM is addressed by 16-bit addresses for each 10-bit ROM word (0000 to FFFF).

<u>Relative Address</u>	<u>Function</u>
X000	XROM Number
X001	Number of functions in the catalog (including module name)
X002, X003	Address of ROM module name
X004, X005	Address of first program
X006, X007	Address of second program
.	.
.	.
.	.
X080, X081	Address of 63rd program (if used)
Next 2 bytes after last addr	2 Nulls (000, 000)
.	.
.	.
.	.
Addr. of ROM name	Name of ROM (11 characters maximum)
.	.
.	.
.	.
Addr. of Fcn. #1	Function #1
.	.
.	.
.	.
Addr. of Fcn. #2	Function #2
.	.
.	.
.	.
XFF4 to XFFA	Special interrupt jump locations
XFFB to XFFE	ROM Name abbreviation and revision (i.e. CR1D, WD1E)
XFFF	8-bit checksum (for diagnostic module use)



HP41 CPU Registers. Arrows indicate possible paths of data flow. Note that the C register (56 bits long) is the main register through which information passes between RAM and CPU, as well as most CPU registers.



The RAM name which appears first in the CAT 2 listing is simply a function name followed by a return, placed anywhere in the RAM. However, the name must be the first 'function' listed in the Function Address Table. Also note that all the function names are listed in reverse, as shown in this sample FAT and the Wand listing excerpt.

A Sample FAT

```

8000 013  XROM 19
8001 00F  15 FUNCTIONS
8002 001
8003 060  00: 8160 -MICROBAUD-
8004 000
8005 092  01: 8092 CSST
8006 001
8007 014  02: 8114 LEFT
8008 001
8009 025  03: 8125 GOOSE
800A 001
800B 02F  04: 812F +1
800C 001
800D 050  05: 8150 RESETFL
800E 001
800F 072  06: 8172 TPR
8010 001
8011 003  07: 8183 THX
8012 001
8013 00E  08: 818E SF50
8014 201
8015 0A2  09: 81A2 'DENO
8016 001
8017 0E6  10: 81E6 UPDFAT
8018 202
8019 022  11: 8222 '+1R
801A 202
801B 042  12: 8242 'VER?
801C 002
801D 03D  13: 828D CFX
801E 002
801F 092  14: 8292 SFX
8020 000
8021 000

```


A Sample RAM Name

```

8160 00D  "-"
8161 004  "D"
8162 015  "U"
8163 001  "A"
8164 002  "B"
8165 00F  "O"
8166 012  "R"
8167 003  "C"
8168 009  "I"
8169 00D  "M"
816A 02D  "-."
816B 3E0  RTN

```

XROM Machine-Code Function-Name Words:



	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	@	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
01	P	Q	R	S	T	U	V	W	X	Y	Z	[\]	↑	_
02	sp	!	"	#	\$	%	&	'	<	>	*	+	←	-	→	/
03	0	1	2	3	4	5	6	7	8	9	☒	,	∠	=	>	?
04	-	a	b	c	d	e	-	τ	丁	ㄨ	天	天	μ	+	Σ	Δ

CPU Data Table for
Non-last Characters of
Machine Code Function Names

(For last character, add 080 hex to the code in the above table.)

XROM User-Code Function Names:

If the program in question is user code, then the two words pointing to the program's address point to the first word in the program, which continues forward from that point. (This first instruction in the program would be an ALPHA label.) The two words previous to the pointed address may contain information related to the program's size for copying purposes, if this label is line 01 of the program.

Example:	Addr.	Code:	Function:	Addr.	Code:	Function:
	00D	08E	} Addr. 402 for fcn.	406	057	W
	00E	204		407	04E	N
	00F	002		408	044	D
	.	.		409	054	T
	.	.		40A	053	S
	400	009	9 Regs to copy	40B	054	T
	401	220		40C	19C	FIX
→	402	1C2	LBL	40D	000	0
	403	001		40E	1A6	XROM
	404	0F7	r	40F	0C5	27,05 (WNDS)
	405	000		.	.	.

APPENDIX 2

This Appendix contains some routines which are useful examples of machine language programming, its applications, speed and operation. The following is a brief description of each routine listed later in this section. We have included a smattering of various methods of operation (for example immediate execute, programmable and non-programmable functions).

- CSST - continuous single step. This routine is non-programmable and when executed it continuously single-steps through the current program, beginning at the current line. If flag 0 is set, CSST will step backwards, or this can be effected while you are stepping by pressing the 'ON' key. The 'ON' key toggles the stepping direction forwards or backwards. Each key apart from 'ON' and the backarrow (which exits the program) also has a stepping speed associated with it, moving down each column with $\frac{1}{2}$ being the fastest down to R/S, then ALPHA, PRGM and finally USER being the slowest.
- SF50 - These three routines are used by the user-level program "DEMO".
LEFT - LEFT rotates the display left by one character, GOOSE places a left-facing goose in the display and SF50 sets flag 50 (surprise, surprise!), the message flag.
- "DEMO" - This user-level program shows some of the somewhat unusual (even in the realms of synthetics!) things which may be achieved using machine language. Running "DEMO" yields a left-facing goose flying right to left (minus the Wickes goose dropping). Local labels 10 to 14 have the following results:
LBL 10 - left goose flies left
LBL 11 - ALPHA register rotates left
LBL 12 - right goose flies left
LBL 13 - left goose flies right
LBL 14 - right goose flies right (as is normal)
- +1 - This is an extremely simple routine which adds up by ones in machine language. Use it to impress your friends when compared to "+1R" run for the same length of time!
- "+1R" - As for '+1', but in user code. (Auch, much slower!
- RESETFL - Resets flags to MEMORY LOST status except flag 27 (USER) and flag 31 (TIME module DMY) are both set.
- TPR - Prompting tone. This routine prompts for a 3-digit number and executes the corresponding TONE. This is not programmable.
- TNX - Tone from X. A programmable function the same as "TN" in the PPC ROM.
- UPDFAT - This updates the Function Address Table when new routines are inserted. Key the address of the new function (that is the address of the first executable word in the routine) into ALPHA, execute 'CODE', execute 'UPDFAT'. The FAT is updated by incrementing the number of functions and adding the routine address to the end of the FAT. If you had just keyed in the routine "TNX" at addresses 8180 to 8187, then to incorporate this routine in the FAT, type:
"8183", XEQ "CODE", XEQ "UPDFAT"
- "VER?" - This routine returns the current mainframe ROM revisions.
- CFX - Clears the flag given by the value in X which can range from 00 to 55.
- SFX - Sets the flag specified by the number in the X-register. As for CFX, this can be any flag in the system.

808E 094 *T*
808F 013 *S*
8090 013 *S*
8091 003 *C*
8092 000 NOP
8093 220
8094 000 ?NCXQ 2000
8095 340 ?FSET 12
8096 211
8097 007 ?CGO 2184
8098 05A C=0 M
8099 05C R= 4
809A 050 LDR 1
809B 170 PUSH ADR
809C 023 JNC 0000 +04
809D 3F0 READ 15(e)
809E 301
809F 000 ?NCXQ 20E0
80A0 3C4 ST=0
80A1 104 CLR 8
80A2 106 A=C S&X
80A3 006 B=A S&X
80A4 1C5
80A5 014 ?NCXQ 0571
80A6 04E C=0 ALL
80A7 130 LDI S&X
80A8 0C3
80A9 18C RCR 11
80AA 10E A=C ALL
80AB 100 POP ADR
80AC 170 PUSH ADR
80AD 130 LDI S&X
80AE 01F
80AF 3CC ?KEY
80B0 007 JC 00C9 +10
80B1 266 C=C-1 S&X
80B2 3EB JNC 00AF -03
80B3 27A C=C-1 M
80B4 3CB JNC 00AD -07
80B5 308 READ 14(d)
80B6 1FE C=C+C MS
80B7 337 JC 009D -1A
80B8 149
80B9 0A4 ?NCXQ 2952
80BA 3F0 READ 15(e)
80BB 144 CLR 6
80BC 2E6 ?C=0 S&X
80BD 300
80BE 0A9 ?CXQ 2AF7
80BF 000
80C0 00C ?NCXQ 2337
80C1 3F0 READ 15(e)
80C2 226 C=C+1 S&X
80C3 14C ?FSET 6
80C4 013 JNC 00C6 +02
80C5 046 C=0 S&X
80C6 3E8 WRIT 15(e)
80C7 2CB JNC 00AB -27
80C8 220 C=KEY KY
80C9 37A ?A=C M
80CA 07F JC 00D9 +0F
80CB 130 LDI S&X
80CC 3C0
80CD 3C0 CLRKEY
80CE 3CC ?KEY
1001 110

80D0 002 ?NCXQ 00C7
80D1 266 C=C-1 S&X
80D2 30B JNC 00CD -05
80D3 101
80D4 070 ?NCXQ 1C6C
80D5 03C
80D6 261
80D7 000 ?NCXQ 0098
80D8 273 JNC 00A6 -32
80D9 11A A=C M
80DA 01C R= 3
80DB 1E2 C=C+C OR
80DC 127 JC 0100 +24
80DD 05A C=0 M
80DE 05C R= 4
80DF 050 LDR 1
80E0 10A A=A-C M
80E1 31A ?A<C M
80E2 023 JNC 00E6 +04
80E3 00A A<>C M
80E4 170 PUSH ADR
80E5 30B JNC 00D6 -0F
80E6 210 LDR 8
80E7 10A A=A-C M
80E8 31A ?A<C M
80E9 307 JC 00E3 -06
80EA 05C R= 4
80EB 110 LDR 4
80EC 010 LDR 0
80ED 10A A=A-C M
80EE 05C R= 4
80EF 050 LDR 1
80F0 31A ?A<C M
80F1 01B JNC 00F4 +03
80F2 00A A<>C M
80F3 05B JNC 00FE +0B
80F4 10A A=A-C M
80F5 31A ?A<C M
80F6 010 JNC 00F9 +03
80F7 00A A<>C M
80F8 020 JNC 00FD +05
80F9 05C R= 4
80FA 002 A=0 OR
80FB 00A A<>C M
80FC 1FA C=C+C M
80FD 1FA C=C+C M
80FE 1FA C=C+C M
80FF 32B JNC 00E4 -18
8100 308 READ 14(d)
8101 2FC RCR 13
8102 300 C<>ST XP
8103 00C ?FSET 3
8104 01B JNC 0107 +03
8105 004 CLR 3
8106 013 JNC 0100 +02
8107 000 SET 3
8108 300 C<>ST XP
8109 33C RCR 1
810A 308 WRIT 14(d)
810B 171
810C 01C ?NCXQ 075C
810D 240 JNC 00D6 -37

8110 094 *T*
8111 006 *F*
8112 005 *E*
8113 00C *L*
8114 130 LDI S&X
8115 010
8116 270 RAM SLCT
8117 130 LDI S&X
8118 0FD
8119 3F0 PRPH SLCT
811A 000 NOP
811B 3F0 READ 15(e)
811C 04E C=0 ALL
811D 3F0 PRPH SLCT
811E 270 RAM SLCT
811F 3E0 RTN

8120 005 *E*
8121 013 *S*
8122 00F *Q*
8123 00F *Q*
8124 007 *G*
8125 3C1
8126 000 ?NCXQ 2C00
8127 130 LDI S&X
8128 02C
8129 308 WRIT 14(d)
812A 140
812B 02A ?NCXQ 0953
812C 3E0 RTN

812D 001 *I*
812E 020 **
812F 04E C=0 ALL
8130 200 SETDEC
8131 270 RAM SLCT
8132 23A C=C+1 M
8133 3CC ?KEY
8134 3F3 JNC 0132 -02
8135 130 LDI S&X
8136 009
8137 10E A=C ALL
8138 35C R= 12
8139 106 A=A-1 S&X
813A 3FA LSHFA M
813B 342 ?A=0 OR
813C 3EB JNC 0139 -03
813D 00E A<>C ALL
813E 0E8 WRIT 3(X)
813F 3C0 CLRKEY
8140 3CC ?KEY
8141 3F7 JC 013F -02
8142 3E0 RTN

0149 00C *L*
014A 006 *F*
014B 014 *T*
014C 005 *E*
014D 013 *S*
014E 005 *E*
014F 012 *R*
0150 04E C=0 ALL
0151 270 RAM SLCT
0152 29C R= 7
0153 000 LDOR 3
0154 350 LDOR 0
0155 05C R= 4
0156 110 LDOR 4
0157 210 LDOR 0
0158 300 WRIT 14(d)
0159 3E0 RTH

01E0 094 *T*
01E1 001 *Q*
01E2 006 *F*
01E3 004 *D*
01E4 010 *P*
01E5 015 *U*
01E6 0F0 READ 3(X)
01E7 046 C=0 S&X
01E8 226 C=C+1 S&X
01E9 10C RCR 11
01EA 330 FETCH S&X
01EB 106 A=C S&X
01EC 226 C=C+1 S&X
01ED 040 WROM
01EE 03C RCR 3
01EF 006 A<>C S&X
01F0 226 C=C+1 S&X
01F1 1E6 C=C+C S&X
01F2 10C RCR 11
01F3 046 C=0 S&X
01F4 10E A=C ALL
01F5 0F0 READ 3(X)
01F6 05E C=0 MS
01F7 05A C=0 M
01F8 31C R= 1
01F9 0EA C<>B R<
01FA 040 C=0 R<
01FB 23C RCR 2
01FC 21A C=C+A M
01FD 040 WROM
01FE 04E C=0 ALL
01FF 00A C=0 R<
0200 23A C=C+1 M
0201 21A C=C+A M
0202 040 WROM
0203 046 C=0 S&X
0204 23A C=C+1 M
0205 040 WROM
0206 23A C=C+1 M
0207 040 WROM
0208 3E0 RTH

01*LBL *DEMO*
02*LBL 10
03 GOOSE
04 SF50
05*LBL 01
06 LEFT
07 0
08 GTO 01
09*LBL 11
10 AVIEW
11*LBL 02
12 LEFT
13 0
14 GTO 02
15*LBL 12
16 SF50
17*LBL 03
18 LEFT
19 0
20 GTO 03
21*LBL 13
22 GOOSE
23*LBL 04
24 0
25 GTO 04
26*LBL 14
27 0
28 GTO 14
29 END

016F 092 *R*
0170 110 *P*
0171 114 *T*
0172 000 NOP
0173 006 A<>C S&X
0174 300
0175 05A ?NCGO 16E3

0100 090 *X*
0101 00E *H*
0102 014 *T*
0103 0F0 READ 3(X)
0104 300
0105 000 ?NCGO 02E3
0106 300
0107 05A ?NCGO 16E3

01*LBL *VER*
02 *A*
03 RCL C
04 ENTER↑
05 ENTER↑
06 ENTER↑
07 *+*
08 RCL C
09 *ROM 012: -
10 XEQ 01
11 XEQ 01
12 XEQ 01
13 AVIEW
14 RTH
15*LBL 01
16 ENTER↑
17 ROM>X
18 BIN>BCD
19 64
20 +
21 X>A
22 CLX
23 RCL Y
24 RDN
25 R+Y
26 RTH
27 END

SYNTHETIC TEXT LIN

02 F2 10 00
07 F2 0F FE

010A 000 *0*
010B 035 *5*
010C 006 *F*
010D 013 *S*
010E 300 READ 14(d)
010F 300 C<>ST XP
0110 000 SETF 5
0111 300 C<>ST XP
0112 300 WRIT 14(d)
0113 3E0 RTH

01*LBL *+1R*
02 1
03 ENTER↑
04 ENTER↑
05 ENTER↑
06 *PUSH R/S*
07 PROMPT
08*LBL 01
09 +
10 GTO 01
11 END

BYTE LISTING OF -VER?-

280 098 *X-
 288 086 *F-
 29C 003 *C-
 290 244 CLR 9
 29E 028 JMC 8293 +05
 29F 098 *X-
 298 006 *F-
 291 013 *S-
 292 249 SETF 9
 293 0F8 REAR 3(X)
 294 30D
 295 008 ?MCXG 82E3
 296 00E A=0 ALL
 297 106 A=C S&X
 298 130 LDI S&X
 299 038
 29A 306 ?AC S&X
 29B 381
 29C 000 ?MCGO 02EB
 29D 130 LDI S&X
 29E 008
 29F 0EE C(>)B ALL
 298 04E C=0 ALL
 291 270 RAM SLCT
 292 22E C=C+1 ALL
 293 23C RCR 2
 294 186 A=A-B S&X
 295 3F3 JMC 82A3 -02
 296 013 JMC 82A8 +02
 297 1EE C=C+C ALL
 298 166 A=A+1 S&X
 299 3F3 JMC 82A7 -02
 29A 0EE C(>)B ALL
 29B 388 READ 14(d)
 29C 00E A(>)C ALL
 29D 24C ?FSET 9
 29E 02B JMC 82B3 +05
 29F 0EE C(>)B ALL
 298 378 C=C OR A
 291 000 NOP
 292 023 JMC 82B6 +04
 293 0CE C=0 ALL
 294 20E C=-C-1 ALL
 295 388 C=C AND A
 296 308 WRIT 14(d)
 297 149
 298 05A ?MCGO 1652

8240 009 *0-
 8241 270 *p-
 8242 1C6 *F-
 8243 000 *+
 8244 0F5 *u-
 8245 000 *+
 8246 056 *V-
 8247 045 *E-
 8248 052 *R-
 8249 03F *?-
 824A 1F2 *r-
 824B 010 *0-
 824C 000 *+
 824D 190 *0-
 824E 075 *u-
 824F 103 *t-
 8250 103 *t-
 8251 183 *t-
 8252 1F2 *r-
 8253 00F *t-
 8254 0FE *S-
 8255 190 *0-
 8256 075 *u-
 8257 1F9 *y-
 8258 052 *R-
 8259 04F *0-
 825A 040 *M-
 825B 020 * *
 825C 030 *0-
 825D 031 *1-
 825E 032 *2-
 825F 03A *.-
 8260 020 * *
 8261 1E0 *.-
 8262 00A *.-
 8263 081 *.-
 8264 1E0 *.-
 8265 007 *.-
 8266 081 *.-
 8267 1E0 *.-
 8268 004 *e-
 8269 001 *.-
 826A 17E *S-
 826B 105 *0-
 826C 102 *X-
 826D 103 *t-
 826E 105 *X-
 826F 062 *b-
 8270 105 *X-
 8271 049 *1-
 8272 116 *a-
 8273 014 *a-
 8274 140 *0-
 8275 105 *X-
 8276 047 *G-
 8277 177 *v-
 8278 190 *0-
 8279 070 *p-
 827A 175 *u-
 827B 105 *X-
 827C 06A *J-
 827D 105 *0-
 827E 1C8 *H-
 827F 000 *A-
 8280 22F *.-

BYTE LISTING OF --1R-

8220 004 *a-
 8221 270 *p-
 8222 1C6 *F-
 8223 000 *+
 8224 0F4 *t-
 8225 000 *+
 8226 02B *+
 8227 031 *i-
 8228 052 *R-
 8229 111 *0-
 822A 103 *t-
 822B 103 *t-
 822C 103 *t-
 822D 1F8 *x-
 822E 050 *p-
 822F 055 *u-
 8230 053 *S-
 8231 048 *H-
 8232 020 * *
 8233 052 *R-
 8234 02F *.-
 8235 053 *S-
 8236 10E *r-
 8237 102 *X-
 8238 140 *0-
 8239 102 *2-
 823A 004 *u-
 823B 1C3 *H-
 823C 003 *t-
 823D 22F *.-

BYTE LISTING OF -DEMO-

81A0 000 *A-
 81A1 210 *0-
 81A2 1C4 *D-
 81A3 001 *.-
 81A4 0F5 *u-
 81A5 000 *+
 81A6 044 *D-
 81A7 045 *E-
 81A8 040 *M-
 81A9 04F *0-
 81AA 100 *A-
 81AB 1A4 *S-
 81AC 0C3 *C-
 81AD 104 *S-
 81AE 0C0 *H-
 81AF 102 *X-
 81B0 1A4 *S-
 81B1 0C2 *0-
 81B2 110 *0-
 81B3 102 *2-
 81B4 006 *T-
 81B5 10C *v-
 81B6 17E *S-
 81B7 103 *t-
 81B8 1A4 *S-
 81B9 0C2 *0-
 81BA 110 *0-
 81BB 103 *3-
 81BC 006 *T-
 81BD 100 *A-
 81BE 1A4 *S-
 81BF 0C0 *H-
 81C0 104 *a-
 81C1 1A4 *S-
 81C2 0C2 *0-
 81C3 110 *0-
 81C4 104 *A-
 81C5 006 *T-
 81C6 10E *r-
 81C7 1A4 *S-
 81C8 0C3 *C-
 81C9 105 *0-
 81CA 110 *0-
 81CB 105 *5-
 81CC 004 *a-
 81CD 10F *t-
 81CE 110 *0-
 81CF 10F *2-
 81D0 004 *a-
 81D1 1CA *J-
 81D2 006 *T-
 81D3 22F *.-

APPENDIX 3

Other sources of information

This Machine Language Interface is based upon the Machine Language Development Laboratory designed by Lynn A. Wilkins (7344). This design was published in the PPC Calculator Journal V 9 N 3. This article gives more details on the construction of the MIDL, although this is intended for use with a wire-wrapped board, as opposed to the printed wiring board type of construction used for the MLI.

The available literature on the subject of microcode, is very extensive, but almost inaccessible outside the major programmable calculator user group in the world, PPC. This group was formed in 1974 when the first handheld programable calculator, the HP-65, was released by Hewlett-Packard. It was then known as the 65 User's club, changed its name to the PPC Club in 1978, and was incorporated in 1982. Amongst a wide range of other activities, it publishes what was originally called 65 Notes, but became the PPC Calculator Journal. There was no information on microcode (the name originally given by HP to the various assembly language, or machine codes of their generations of hand held calculators, both programmable and non-programmable) outside of the pages of the PPC Journal (and the 65 Notes), until 1980. The Melbourne Chapter of the PPC Club, PPC Melbourne, started the publication of its own user's publication, **PPC Technical Notes**, in 1979, and has printing information on the subject from 1980 on.

The PPC Journal is available only to members of the PPC Club, at an annual subscription which varies around the world. For a sample copy, and membership application forms, write to:

PPC, 2545 West Camden Place, Santa Ana, California, U.S.A. 92704, enclosing an A4 sized self-addressed stamped envelope (two ounces, airmail, or International stamp vouchers for the appropriate amount). The same material is available from PPC Melbourne.

Subscriptions to PPC Technical Notes are A\$20 annually, and back issues are available at A\$10 per set, plus postage. (Airmail rates on back issues run to well over A\$10, depending on the destination.) Send Bank Cheques or money orders, made payable to PPC Melbourne, to:

R.M. Eades, Box 15, Hampton, Victoria, Australia 3188

Only the essential references are given here. For further reading relating to the subject, see back issues of the PPC Journal, and PPC Technical Notes. Anyone wanting to program in the HP-41C/CV microcode should have a good grasp of the operating system of that machine. Suitable texts are:

Wickes, W.C. Synthetic Programming on the HP-41C.
(Larken Publications, 4517 NW Queens Ave., Corvallis, Oregon, U.S.A. 97330.)

Jarett, K. HP-41 Synthetic Programming Made Easy.
(SYNTHETIX, 1540 Mathews Ave., Manhattan Beach, California, U.S.A., 90266.)


Dodin, J-D. Au Fond de la HP-41C. (In French.)
(J-D. Dodin, 77 Rue du Caire, 31100 Toulouse, France.)

The latter is (to date) the only publication to give an elementary introduction to the operating system of the HP-41C, and to the subject of synthetic programming, a knowledge of which is essential to serious microcode work, outside the walls of Hewlett-Packard.

APPENDIX 4

CONTROL SIGNALS GENERATOR

(After EPROM Power Supply modifications.)







Microbaud




Developments

MACHINE LANGUAGE INTERFACE


BLOCK DIAGRAM SHOWING DATA AND CONTROL PATHS. $\phi 1$, $\phi 2$, AND PHASE COUNTS ϕT , ϕU , ARE NOT SHOWN.








4K CMOS RAM





BITS AND PIECES




POWER SUPPLY

R1
ALL 100K
5% 1/4W



CABLE CONNECTOR



S1 (6-Pole DIP)

BATT	1	16	B4
V+	2	15	B3
GND	3	14	PWC(M4)
	4	13	
	5	12	
DATA	6	11	REN(M1C)
ISA	7	10	SYNC
B2	8	9	B1

I/O B

ADDRESS	OUTPUTS								OUTPUTS								ADDRESS	OUTPUTS
	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0		
000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	000
001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	001
002	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	010
003	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	011
004	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	100
005	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	101
006	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	110
007	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	111
008	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	000
009	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	001
010	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	010
011	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	011
012	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	100
013	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	101
014	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	110
015	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X100	111

EPROM FORMAT




Fig. 1
'MLI' STUFFING DIAGRAM

RAM as if it were a ROM module. Paul can use all the power of his computer to design code for the HP-41. He has an editor, assembler, disk storage, trace routines, ... the works. (A package of schematics is available for a minimal fee. For the details send a SASE to Paul c/o Puget Sound Programming, P.O. Box 5929, Seattle WA 98105)

The MLDL provides three functions. There is an EPROM array to store the special functions useful to the MLDL. There is an I/O port which is to be used with an EPROM programmer. And there is a CMOS memory array. The CMOS array is called ROME for ROM Experimental. ROME is where machine code can be loaded and tested.

The 4K words of EPROM in the current design are adequate for a small assembler and support functions. More EPROM could be added. 16K total would be no problem. But the commercial EPROM boxes are probably more convenient.

The I/O port may prove to be unnecessary when someone starts selling an EPROM programmer that runs on the HP-41. Don Robinson (8021) tells me that he has such a device. Also, there may be some users who will run their code from the MLDL. They may never make hard copies in EPROM.

The 4K words of ROME is a lot. Most machine code routines will be one hundred to two hundred words long. There is room for a lot of programming in four thousand words!

The MLDL is a convenient, inexpensive tool to help write and test HP-41 Machine Language code. There is probably only a handful of PPC members outside of HP who have been able to run their own machine code. Well, now is your chance too.

MACHINE CODE, MICRO-CODE, OR M-CODE?

Let me identify the three types of code used in the HP-41.

- USER CODE
- TRANSLATED USER CODE
- MACHINE CODE

User Code is what HP describes in the HP-41C/CV user manual. It is the code that sane, rational, ordinary calculator users use. User Code will satisfy 99% of user needs. Synthetic Programming, since it has been accepted by HP, is User Code that will satisfy another 0.9% of user needs. User Code is good, useful stuff.

Translated User Code is one type of code usable in ROMs and EPROMs. T-Code is User Code which has been modified to fit the ten bit ROM word format. The PPC ROM was initially User Code. It was part of HP's service when producing the custom ROM to provide the modification. T-Code can be identified as ROM code which can be COPIED into user memory.

Machine Code is the other type of code usable in ROMs and EPROMs. Machine Code is the native language of the micro-processor used within the HP-41C/CV. The code is not properly called micro-code. Micro-code or 'micro-programme' is a sequence of operations used to control that part of a computing "...machine which supplies the pulses for operating the gates associated with the arithmetical and control registers." (M.V. Wilkes, The Best Way To Design An Automatic Calculating Machine,) "Calling Machine Code 'micro-code' is wrong. But almost everybody does it. I shall use the compromise term M-Code.

HP-41 MACHINE LANGUAGE DEVELOPMENT LAB - MLDL

INTRODUCTION TO THE MLDL

I built the Machine Language Development Lab for a toy so that I could play with the inner language of the HP-41. When it turned out that other members of PPC also wanted to toy with the calculator's inner secrets (surprise, surprise!) I decided to release the design for noncommercial use. The introduction of EPROM boxes also spurred the MLDL project. Some PPCers will want their very own machine code in EPROM. But it is very difficult to develop machine code without a reasonable way to test it. The MLDL is small. It is portable. It is easy to use. And it allows the immediate testing of machine language code.

There are other, more powerful, ways to develop code. For instance, Paul Lind (6157) uses a micro-computer and a dual port RAM card. The computer sees the shared RAM as a pair of I/O ports. The HP-41 sees the

UNDERSTANDING THE MLDL

This is a 'broad brush' description of how the MLDL works, just as the Block Diagram is a large scale picture. Details of the individual blocks are given in the BUILDING AND CHECK-OUT section of this article. The necessary background to understand the MLDL/HP-41 interface is in two PPC Journal articles. DeAras' PPC V7N3 and McClellan's PPC V6N6.

It is all very simple. The purpose of the logic chips is to shift out the proper bits at the proper time.

The ten bit M-Code words which are shifted out the ISA line to the HP-41 originate in the EPROM, ROME, or the Input Port. The Address Bus lines AB(C-V) determine which is selected. During a machine cycle sixteen bits of ROM address is shifted out of the HP-41 on the ISA line. The ISA Input Shift Register takes in the address bits and latches them. ISA ENABLE gates the

captured address onto the Address Bus. Comparator circuits in the Control Signals Generator look for a match with either the EPROM address, the ROM address, or the Input Port address. If a match is detected one of the control signals RAMC*, PROMC*, or PORTC* is asserted and at the proper time the Isa Output Shift Register is loaded with the ten bit M-Code which is on IOS(0-9). Then the word is shifted out. The source of the M-Code is enabled by the control signals RAMC* ANDed with READ, or PROMC*, or PORTC*.

It is obvious how the ten bit Machine Code words get into the EPROM and the Input Port. The ROMC isn't so obvious. The ROMC is loaded in response to a special WRITE 5x instruction, 040. The instruction is a NOP to the HP-41 so it does nothing during the following machine cycle. The MLDL interprets the instruction and uses the DATA bits as a source of address and code word. The MLDL writes the code word at the address. The C register out of the HP-41 CPU is repeatedly latched into the Data Input Shift Register. It is latched at the phase where the least significant bit of C becomes DL0. Thus the lowest ten bits of C become the ten bit word loaded into the ROMC. Every instruction out of the HP-41 is latched into the Isa Input Shift Register and sent via the Address Bus AB(6-F) to the Control Signals Generator. The WRITE 5x is decoded and the most significant bits of the Data Input Shift Register are gated onto the Address Bus AB(0-F). Data lines DL(0-9) are also gated to the ROMC inputs. READ is not asserted, a write, and when RAMC* is asserted the ten bit word on DL(0-9) is written into the ROMC.

BUILDING AND CHECK-OUT

It is not difficult to build the MLDL. The builder should have some experience constructing electronic projects. If you intend to build the MLDL yourself, 'perfboard,' 'wire wrap,' and 'bypass cap' should be familiar terms. If you don't know which side of an IC is up, find somebody who does. A familiarity with digital logic will almost guarantee a working MLDL. Most of the ICs used are detailed in the RCA CMOS/MOS Integrated Circuits Data Book, 55D-250B. The details may also be in data books from other IC manufacturers.

Let's establish some ground rules. ICs are identified by the U number or generic part number. For example, U16 is a 4029. Particular IC pins are identified by appending the pin number to the associated U number. Pins 2 and 4 of U16 are called out as U16-2,4. Signal names are in capital letters. For example, ISA or PROMC*. The associated function is logically asserted when the signal voltage is high. But, if the name is followed by the asterisk the function is asserted when the signal voltage is low. PROMC* is asserted when U16-10 is a low voltage. For a signal group I may use the short notation AB or AB(0-F) instead of AB0 thru ABF.

The MLDL was designed for easy modular construction. An oscilloscope will facilitate check-out, but should not be necessary. A simple logic probe will suffice (unless you've really got your wires crossed.) The instructions proceed in sections. Each section will call for the wiring and check-out of a modular block of circuits. The check-out also goes into the 'how and why' of each block's operation. Because some ICs are used in more than one block not all the inputs to the IC will be wired. For example, U13 is used in the Isa Output Shift Register and the Control Signals Generator. Wire the unused inputs of all ICs to ground. I use a contrasting wire color for this. It helps in finding the inputs later. Install only the ICs which are wired. Proceeding block-by-block will help catch miswires before they are hopelessly buried. The approach also provides positive (I hope) reinforcement and confidence.

Each section calls for:

1. Organizing the parts layout.
2. Wiring the circuits together as shown on the schematic.
3. Double checking the wiring. Make sure the unused inputs are tied low.
4. Installing the ICs.
5. Verifying the block's operation.

Steps 1 and 5 are the thinking steps. The steps between demand care and attention. The most likely problems will be miswires or shorts. The next most likely problem is a misunderstanding of how a block is supposed to operate. The block may work perfectly but you might think otherwise. Talk it over with a friend. The last thing to assume is bad parts. I do know how

very frustrating it can be to search out the causes of problems. I sympathize with your difficulty when the verify step doesn't, but it is impractical for me to personally aid you. Do not call me. You are on your own. I would appreciate a letter describing in detail any problem you may have when building the MLDL. I will keep a record of such problems and if common problems develop I will try to assess the causes and publish fixes. I would also like to read about your successes.

Section 1. The Plug. The plug which connects the HP-41 to the MLDL is vital to the success of the project. The finished connector/cable assembly must be rugged. You will be plugging and unplugging the MLDL often. I recommend an old memory module which can be opened at the seam. Unsolder and throw out the circuit board. Use ribbon cable or single wires to connect to the MLDL. I recommend a DIP plug at the MLDL end. I used a sixteen pin plug into a wire wrap socket on the prototype. The socket had the following pin outs.

V+	1	16	B4
VCC	2	15	B3
GND	3	14	PWC
	4	13	
	5	12	
DATA	6	11	FIN
ISA	7	10	SYNC
Ø2	8	9	Ø1

The length of the cable is important. Don't try to compete with Ma Bell. Be warned that the longer the wires the more likely will be electro-static caused crashes. The HP-41s that have been used with the prototype MLDL had no trouble driving eighteen inches of wire. The verification of this section is to double check the wiring for continuity and mechanical integrity. Be sure to identify the wires at the MLDL end. Give the memory module back together and set the cable assembly aside.

Section 2. The ROMC battery and the EPROM power switch. ODDS AND ENDS shows a battery and diode circuit. The batteries are there to maintain the CMOS memory while the MLDL is not connected to the calculator. Three AA cells should keep the MLDL alive for the shelf life of the batteries. Replace them when the total voltage to the memories drops to 2.1 volts. The 100 micro-farad capacitor will supply the MLDL while you change the batteries. Just don't take all day. The Control Signals Generator shows a VPS control circuit comprising a 2N3906 transistor, a red light-emitting-diode and the 100 micro-farad capacitor. VPS is the power for the EPROMs. The transistor is the switch which turns the VPS on for the time that the EPROMs are used. Because VPS is on for only one phase time, speeded up HP-41s may not work with the MLDL. Without the switch the EPROMs would consume hundreds of milli-amps and overload the calculator's power supply. The red LED provides a certain voltage drop which helps match the output voltage/current characteristic of the CMOS gate, U17, with the drive requirements of the 2N3906. Any simple red LED will work. I used a MV50 type. By the way, don't expect to see the LED light whenever the EPROM is accessed. If it does light, something is wrong. The battery and VPS control circuits are simple enough to verify by simply checking the continuity, checking the diode polarity, and checking the emitter-base-collector connections on the transistor.

Section 3. The Phase Counter. Recall that the HP-41 uses a fifty-six phase machine cycle. The Phase Counter maintains synchronism between the MLDL and the HP-41. For example, ANDing the output of the Tens Counter CT5, U3-1, with the output of the Units Counter CU4, U2-10, generates a pulse in synch with the fifty-fourth phase. The pulse is used to reset the Phase Counter whenever a SYNC is missing. The HP-41 generates a SYNC only when fetching a ROM instruction opcode. SYNC is suppressed when the HP-41 fetches an immediate operand or executes a FETCH 5x. The last falling edge of SYNC resets the phase counter and forces synchronism with the calculator. Note that the phase numbers used in the MLDL are shifted from those used in the DeAras article. It is a good exercise to determine which way. Double check the wiring of U1, U2, U3, and U19 (This is the last warning about the unused inputs. Tie them low.) The time has come to connect the MLDL to the HP-41. Don't expect a lot yet. Press and hold down the ON key. This will keep the calculator generating clock pulses. You may wish to write an endless loop routine in User Code to do the same. Use a logic probe or oscilloscope to verify that there is a periodic reset pulse at U19-4, U1-15, and U3-15. The higher outputs

of the Tens Counter, U3-5,6,9,11, should remain low. You should also check that the HP-41 signals, $\phi 1$, $\phi 2$, SYNC, ISA, DATA, and VCC are there at the end of the MLDL cable assembly.

Section 4. The Data Input Shift Register. Recall that the DATA line is the contents of the HP-41 CPU's C register. U4, U5, U6, and U7 latch the serial bit stream at the phase which stops the least significant bit of the C register at pin seven of U7, DL0. The DATA STROBE signal is produced at U19-10. The 3-input AND gate is shown with the Control Signals Generator. You must wire U18 along with U4, U5, U6, and U7. Verify the wiring by running the calculator and checking for a periodic DATA STROBE. Enable the outputs of U4 thru U7 by temporarily wiring DATA ENABLE, high. Check that none of the outputs of U4 thru U7 are stuck high or low.

Section 5. The Isa Input Shift Register. U14 and U15 decode two strobe pulses each machine cycle. One strobe pulse latches the instruction into U9 and U10. The next strobe pulse latches the next instruction address into U9 and U10. Temporarily tie the ISA ENABLE high and verify periodic strobe pulses at U9-1 and U10-1. Also check that none of the U9 or U10 outputs are stuck high or low.

Section 6. The Control Signals Generator. Be very, very careful when wiring the control block. It is the heart of the MLDL. Mistakes here will be hard to find. U23 and U24 are comparator circuits which select the EPROM or ROME in response to the upper four Address Bus lines, AB(C-F). U23 compares AB(C-F) with the upper half of the address space of whatever port the MLDL is plugged into.

Port 1 = 9XXX
Port 2 = BXXX
Port 3 = DXXX
Port 4 = FXXX

The output of U23 is used to select the EPROM. U24 compares AB(C-F) with the ROME address switches and selects the ROME whenever there is a match. You can map the ROME into any 4K block you wish. But watch out. Blocks 0, 1, and 2 are used by the HP-41.

U20, U25, U15, and U13 decode and latch the WRITE 5x instruction. WRITE 5x is actually an HP-41 NOP, hex code 040. U20, U25, and U15 decode the instruction field from the Isa Input Shift Register and U13 latches the output, setting up the MLDL for a write to ROME sequence as described in UNDERSTANDING THE MLDL. U21 and U26 are used to decode certain of the highest sixteen addresses in the EPROM space. For example, the I/O port is at XFFF.

Connect the MLDL to Port 4 and press ON. The calculator should function since nothing more has been connected to the port signal lines. Verify that a sequence of periodic pulses are produced at U17-10 whenever ON is pressed. The EPROM output signal at U16-10, PROMO*, should be a similar sequence of negative pulses. Set the ROME address switches to the lower half of Port 4, EXXX. (RA1, RA2, and RA3 should be high. RA0 should be low.) REN must be high to enable ROME output to the calculator. Verify that U17-6, RAMO*, and U15-4, RAMCB*, produce a sequence of negative pulses similar to PROMO*. The RAM pulses will be a bit narrower if you are using a 'scope, since they are gated by $\phi 1$.

Section 7. The Isa Output Shift Register. U11 and U12 comprise the Isa Output Shift Register. At phase forty-four the shift register is loaded with the data on the input lines, IOS(0-9). The data is shifted out to the HP-41 during the last ten phases of a machine cycle. U28 is the MLDL ISA line driver. The flip-flop, U13-2, only enables the MLDL output during the last ten phases of a machine cycle in which the EPROM, ROME, or INPUT PORT was addressed.

Wire the Isa Output Shift Register and Driver, but don't connect the output of the Driver, U28-11,13, to ISA. We are not yet ready to send things to the HP-41. Check that U13-2 pulses when ON is pressed. Ground the input pins to U11 and U12, IOS(0-9). Verify that no pulses are output at U12-3 while the calculator is running. The next verification steps take time, but they are worth it. Start with IOS0. Wire the input line high and verify a pulse out at U12-3. Rewire the input line low. Do the same test for IOS1 thru IOS9. Unwire IOS(0-9) from the ground. Connect U28-11,13 to ISA.

Section 8. The EPROM Array. The 2732 is the L EPROM

and the 2716 is the U EPROM. U8 is a switch which directs the correct pair of U EPROM outputs to IOS(8, 9). The pair is selected by the lowest address lines, A00 and A01. You will need to install EPROMs which contain ROMX and XROM. Run a CATALOG 2. You should see a complete EPROM catalog. Assign XROM to a key. Use HW from the PPC ROM or the machine code CODE to transfer the alpha word FFFF000 to the X register. Key XROM and one pulse should be produced at U22-1, WPORT*. If you wish to install U31 and U32 you can now write to the Output Port. Check that REN is low. Use the User Code routine WROME to write to the ROME. Verify that each XROM asserts RAMCE* but not READ.

Section 9. The ROME. Install the 5504s with the MLDL disconnected from the HP-41 and the MLDL batteries removed. Install the MLDL batteries and connect up the HP-41. Check that the ROME address switches are still set for block E. Use the User Code routine ZROME to zero the ROME. ZROME isn't a fast routine. Enable the ROME output by switching REN high. Use VROME to view ROME contents. There should be nothing but zeros. That's it. You're done.

Use WROME and VROME to poke and peek around in the HP-41. Use WROME to load a FAT and AXX or YSS in ROME. Have fun, try some of your own M-Code!

ZROME

ROME fills sequential ROME words with zeros.

XEQ ZROME. The first prompt is START=? Enter the hex address of the first ROME word to be zeroed. The calculator is in the alpha mode. R/S. The second prompt is END=? Enter the hex address of the last ROME word to be zeroed. R/S. Every ROME word from the start address to, and including, the end address will be zeroed.

A 4K size block takes about eight minutes on my HP-41.

Non HP functions used are X+Y, RXL, X>ROM, CODE.

01*LBL ZROME*	18 LBL
02 AN	19 ARD 01
03 *START=?	20 CODE
04 PROMPT	21 RCL
05 AS*0 01	22 RCL
06 *END=?	23 RCL
07 PROMPT	24 RCL
08 RDT	25 SIO L
09 CODE	26 RCL
10 *L	27*LBL 01
11 CODE	28 X>ROM
12 X+Y	29 LASTX
13 RCL	30 X+Y
14 RCL	31 X+Y?
15 RCL	32 CTO 01
16 *R000*	33 *R000*
17 CODE	34 TONE 9
	35 END.

VROME and WROME

VROME displays the ROME contents. WROME displays the ROME contents and can change ROME contents.

XEQ VROME. The prompt is "ADDRESS?" Enter the first ROME address to be displayed. R/S. The HP-41 shows the address and the contents. R/S. The next address and contents are shown. Step through the memory by pressing R/S. Select a new starting address by entering it into the alpha display. Step backwards through memory by setting flag 1 true.

XEQ WROME. The prompt is "ADDRESS?" Enter the first ROME address to be investigated. R/S. The HP-41 shows the address and contents. Pressing R/S will step through memory. Change the contents of a displayed memory word by entering the new contents into the alpha display. R/S. The address and the new contents will be displayed.

Non HP functions used are Y-X, OR, ROMX, RXL, X>ROM, CODE, and DECODE.

01*LBL WROME*	20 ASHF	40*LBL WROME*
02 AN	21 ASIO 01	41 AN
03 *ADDRESS?	22 X+Y	42 *ADDRESS?
04 PROMPT	23 ROMX	43 PROMPT
05*LBL 04	24 RCL L	44 CODE
06 FS*0 23	25 X+Y	45 ENTER*
07 CODE	26 *J00000000*	46 ENTER*
08 FC? 01	27 CODE	47*LBL 05

01 CTO #1	28 OR	48 XFS #4
04 "2"	29 DECODE	49 SDF
07 CODE	30 RSP#	50 SCLL #3
12 Y-r	31 RSTC #2	51 SCLL #2
13#12L #1	32 " "	52 RRM
14 ENTER#	33 RACL #1	53 RAL
15 ENTER+	34 "r "	54 RAL
16 *1000000000	35 RACL #2	55 RAL
17 CODE	36 RRM	56 CODE
23 OR	37 RVIEW	57 OR
19 DECODE	38 RTH	58 XROM
	39 LTO #4	59 ROM
		60 C# #3
		61 END

byte of the functions starting address. The low-order word contains the least significant byte of the Functions starting address.

If the function is written in Machine Code the FAT address is the address of the first executable instruction, and bit nine of the high-order word is zero. If the ROM function is in T-Code, the FAT address points to the first byte of the desired USER Label instruction, and bit nine of the high-order FAT word is one.

In most ROMs the ROM name is the first function listed in the FAT. This is just a machine code function with one instruction, return. This is a simple trick to list a ROM name first in a CATALOG 2. There is no requirement for a ROM to have a name.

X0JJ thru JJ= MM +3
 XFF3 This is where the Machine Code goes.
 XFF4 thru
 XFFA These are the seven scanned entry points. Unless you know exactly what these addresses are for, set them to 000. Otherwise the calculator will crash or be psychotic.
 XFFB thru
 XFFE These words are for the ROM revision number. The space is available for the MLDL user. It will be useful to identify your own revisions!
 XFFF This is the ROM check sum. It is used by the Diagnostic ROM to verify the contents of HP ROMs.

The address space between 3000 and 4FFF is available. It should only be used by the experienced Machine Code Programmer.

A FAT EXAMPLE

The following is the Function Address Table from a hypothetical ROM or EPROM which contains the "Useful M-Code Routines" and a User Code routine, TEST, whose label is at X573. The XROM number is nineteen.

X000 013	;The XROM number, 19.
X001 005	;The number of functions in the FAT.
X002 000	;
X003 0EA	;ROM>X
X004 000	;
X005 0FC	;X>ROM
X006 001	;
X007 002	;X>A
X008 001	;
X009 00C	;T65
X00A 205	;
X00B 073	;"TEST"
X00C 000	;
X00D 000	;The required nulls

SOME USEFUL M-CODE ROUTINES

These routines were written by Paul Lind (6147). The addresses are for example only. The code is position independent. Just don't cross any 4K boundaries. Be sure to add the address of the first executable instruction to the function table.

ROM>X

Given a 16 bit binary address in the lower 16 bits of X, ROM>X returns the 10 bit ROM word in X and the incremented address in L.

X0E3 098 X	;Routine name
X0E6 03E >	;
X0E7 000 M	;
X0E8 00F 0	;
X0E9 012 R	;
X0EA 0FB READ 3	;Read the X register
X0EB 1BC RCR 11	;Rotate left 3 digits
X0EC 33D FETCH S&X	;Get the ROM word
X0ED 10E A=C ALL	;Copy to A
X0EE 05A C=0 M	;
X0EF 05E C=0 M5	;Clear address register
X0F0 0E6 WRITE 3	;Copy the instruction to X
X0F1 0AE A<>C ALL	;
X0F2 046 C=0 S&X	;Clear the instruction
X0F3 23A C=C+1 M	;Increment the address
X0F4 03C RCR 3	;Rotate the address to 4 LSDs
X0F5 15B WRITE 4	;Write the address to L
X0F6 3ED RTN	;Return

X>ROM

Given a 16 bit address followed by a 12 bit word in the lowest bits of the X register, X>ROM will write the lowest 10 bits (The M-Code) to the ROM address. Address portion is not

THE IC LIST

- 2 CD4013 Dual D Flip-Flop
U1, U13
- 2 CD4017 Decoded Decimal Counter
U2, U3
- 6 CD4094 8-Bit Shift and Store Register
U4, U5, U6, U7, U9, U10
- 1 CD4052 Differential 4-channel Multiplexer
U8
- 2 CD4021 8-stage Parallel Input Shift Register
U11, U12
- 2 CD4011 Quad 2-input NAND
U14, U27
- 2 CD4081 Quad 2-input AND
U15, U19
- 2 CD4023 Triple 3-input NAND
U16, U17
- 1 CD4073 Triple 3-input AND
U18
- 1 CD4078 8-input NOR/OR
U20
- 1 CD4068 8-input NAND/AND
U21
- 1 CD4012 Dual 4-input NAND
U22
- 2 CD4063 4-bit Magnitude Comparator
U23, U24
- 2 CD4028 BCD-to-decimal Decoder
U25, U26
- 1 CD4049 Hex Buffer/Inverter
U33
- 2 CD4503 3-state Hex Buffer
U28, U29
- 2 74C373 8-bit Latch
U31, U32
- 10 TC5504AP-2 4Kx1 CMOS RAM
M0, M1, M2, M3, M4, M5, M6, M7, M8, M9
- 1 2716 2Kx8 EPROM
L EPROM *
- 1 2732 4Kx8 EPROM
L EPROM *

*Puget Sound Programming sells a MLDL EPROM set. For \$25 you get ROM>X, X>ROM, CODE, DECODE, ROM>REG, REG>ROM and some more. Plus the documentation that tells what the routines do. Add \$5 for mailing outside of the U.S. and CANADA.

THE ROM ADDRESS SPACE

The "PPC HP-41 Assembly Language Listings Number 2" gives a short description of the HP-41 XROM organization. That information is repeated here. The addresses are given as four hex digits. For example, X000 represents the first address in any 4K block. In each 4K block above 5000, the only blocks allowed for XROMs, there are a number of preassigned address not used for instruction code. The following table lists the preassigned addresses and describes their use.

- X000 The XROM number in hex. This is the first of the two numbers you see when viewing a programmed ROM function after the ROM module has been removed. For example, the function XROM 16,07 would come from a ROM with 016 stored at the first address.
 - X001 The number of functions, in hex, which are displayed in a CATALOG 2.
 - X002 thru
 - X0MM The Function Address Table, the FAT, MM is the hex equivalent of 2*N +1, where N is the number of functions. Sixty-four is the maximum number.
 - X0XX 000 KK= MM +1
 - X0LL 000 LL= MM +2
- The two null words mark the end of the FAT.

Each entry in the FAT requires two words. There is a high-order word at the even numbered address and a low-order word at the odd numbered address. The high-order word contains the most significant

altered. L does not contain the incremented address.

```
X0F7 08D M ;Routine NAME
X0F8 00F 0 ;
X0F9 312 R ;
X0FA 03C > ;
X0FB 018 X ;
X0FC 0FB READ 3 ;Read the X register
X0FD 040 WRITE 5,X ;040 is the MLDL write
X0FE 3ED RTN ;Return
```

X>A

Append character code in X to the left of the alpha register.

```
X0FF 061 A ;Routine name
X100 03E > ;
X101 018 X ;
X102 0FB READ 3 ;Read the X register
X103 39D 7NC 00 ;Convert to binary BCDBIN
X104 008 'BCDBIN' ;is a native routine*
X105 39C R=0 ;Set pointer to zero
X106 058 G=C 0R, + ;Low byte of C into G
X107 051 7NC 00 ;Append character in G to
X108 086 'APPEND' ;alpha register. APPEND is
; a native routine*
;Returns through APPEND
```

* A native routine is a routine which is built into the HP-41.

T55

Toggle flag 55 to disable the printer.

```
X109 085 5 ;Routine name
X10A 035 5 ;
X10B 014 T ;
X10C 38C 7FSET 0
X10D 01F JC +3
X10E 38B SETF 0
X10F 013 JNC +2
X110 384 CLRF 0
X111 38B READ 14
X112 398 C=ST X
X113 3A8 WRITE 14
X114 3ED RTN
```

THE EPROM FORMAT

The types of EPROMs used in the MLDL and other EPROM boxes are all eight bit word formats. The HP-41 uses a ten bit ROM word format. The MLDL uses one EPROM, the L EPROM, for the lower eight bits of the ROM word. The least significant bit of the L EPROM is the least significant bit of the ROM word. The upper two bits of the ROM word are stored in the U EPROM. Each word in the U EPROM stores the upper two bits for four consecutive ROM words. The bits are paired as indicated in the example calculation below. The following EPROM MAP is for the M-Code routine T55.

1084		1085										1086						
U EPROM		L EPROM										ADDRESS						
ADDRESS	07	06	05	04	03	02	01	00	07	06	05	04	03	02	01	00	ADDRESS	M-CODE
041	0	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X105	085
	0	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X10A	035
	0	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X10B	014
	1	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X10C	38C
	0	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X10D	01F
	0	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X10E	38B
	0	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X10F	013
	1	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X110	384
	1	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X111	38B
	1	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X112	398
	1	0	0	0	0	0	0	0	1	1	0	1	0	1	0	1	X113	3A8
	1	1	1	0	0	0	0	0	1	1	0	1	0	1	0	1	X114	3ED

The next example shows how to calculate the U EPROM address and position for a given ROM word address.

Write the ROM word address out in binary. X109 becomes

XXXX000100001001.

Shift the address right by two bits.

XXXX0001000010.01

The value to the left of the binary point is the U EPROM address and the value to the right of the point is the U EPROM pair number.

.00 is pair 01, 06
 .01 is pair 03, 02
 .10 is pair 05, 04
 .11 is pair 07, 06

The ROM word at address X109 is stored in the L EPROM address X109 and the U EPROM address 042 outputs 03, and 02.




Lynn A. Watkins (7344)
 1912 171 Place NE
 Redmond, WA 98052



See pages 32 thru 34 for schematics.


folks at HP know!

MACHINE LANGUAGE DEVELOPMENT LAB.

BLOCK DIAGRAM SHOWING
DATA AND CONTROL PATHS.
Φ1, Φ2, AND PHASE COUNTS
CT, CU, ARE NOT SHOWN.









3, 4 IS NEXT U NUMBER
U30 IS NOT USED

LYNN A. WILKINS
JAN. 16, 1982




4K EPROM AND 4K CMOS RAM



ODDS AND ENDS

CABLE CONNECTOR


USE 24K PULL DOWN RESISTORS ON DATA, ISA, B3, B4, SYNC, B2, AND B4.
BAT, F, AND FWO ARE NOT USED.



TEN BIT INPUT PORT

SIXTEEN BIT OUTPUT PORT



THE HOME ADDRESS SWITCHES



USE 100K PULL DOWN RESISTORS ON THE HOME ADDRESS AND ENABLE LINES.



IMPORTANT NOTE:
REN DISABLES THE OUTPUT OF HOME DATA AND INSTRUCTIONS TO THE MP-41. WHEN POWER IS RESTORED FROM THE ONCE HOME IS DONE, OR POWER UP THE HOME ADDRESS IS GARBLED. WILL REN HAVE BE LOW LEVEL, HOME 411 WHEN ANY UP HAVE REN.
VENDOR:

SWITCH REN TO GND WHENEVER HOME IS TRAPPED.




OTHER HALF OF 4543 IS USED FOR THE ISA DRIVER.

ADIN* SHOULD HAVE PULL UPS AND SHOULD BE DRIVEN BY DCM COLLECTOR TYPE DRIVER.



AD0F* SHOULD HAVE A PULL UP. AD0* SHOULD BE CDS OR 74C574 BUFFER.



DC 12V AC


EPR0M U

EPR0M L

B2

MICROBAUD DEVELOPMENTS
MACHINE LANGUAGE INTERFACE

HP-41



Made in AUST

COPPER

1982 Microbeud

Developments

A

SPARE

B

MLI VER. A