# ADVANCED CIRCUIT ANALYSIS with the HP-42S







HEWLET PACKAR	т О
425	RPN SCIENTIFIC
× 42.000	0 141.0000 Det train summer for
	T ASIN ACOS ATAN R+ SIN COS TAN
ENTER BST SOLVER	
SST BASE	CONVERT FLAGS PROB
OFF TOP.FCN	CUSTOM PGM.FCN PRINT
	• R/S +

**EduCALC** 27953 Cabot Rd. Laguna Niguel, CA

## ADVANCED CIRCUIT ANALYSIS

With the HP-42S

by Robert R. Boyd

Copyright 1989 Robert R. Boyd All rights reserved

## INTRODUCTION

The purpose of this work is to present a novel method of of circuit analysis developed by the author several years ago. The method is derived from Kirchoff's current law and results in a dimensionless coefficient matrix in place of the conventional admittance matrix. Using this method, matrix elements can be written by inspection of the circuit, without algebraic manipulation.

Section I presents the method of setting up the circuit matrices. Merely by labeling the voltage nodes to be analyzed, and the branch impedances connected to the nodes, the node equations can be written using the principle of superposition. It is not necessary to identify loops, trees, chords, links, etc., of the topology. One merely has to know how many impedances are connected to the node and which impedance is connected to the driving voltage. This information can be obtained from the ciruit diagram. In addition, it is not necessary to convert sources to Norton or Thevenin equivalents.

With linear circuits that contain no dependent sources, the symmetric coefficient matrices using loop or node analysis are very easy to set up. This mnemonic method is presented in just about every undergraduate text on network analysis. However, when dependent sources are introduced, the symmetry disappears along with the mnemonic method. With the technique presented here, the symmetry of the coefficient matrix is of no concern.

Other HP calculators/computers can be used with the material in Section I. Some good choices are the HP-71B/Math Pac, the HP-28S<sup>+</sup>, or the HP-41CV/X/Advantage module. Of course, any computer that has complex matrix and double precision capabilities can be used as well.

Section II is exclusively for those readers with HP-42S calculators and familiarity with the operation of the calculator is assumed. Most of the circuits given in section I are analyzed with complete descriptions of the main programs. No attempt has been made to minimize the program code. The interested reader will probably see a better way to do it.

\* See EduCalc book "Advanced Circuit Analysis with the HP-28S". A PC AT or XT with P-Spice has some advantages over writing out the node equations and setting up the circuit matrices, no matter how easy and systematic the information herein makes it. There are also analog design workstations appearing on the market that are absolutely fantastic in their capabilities. However, a PC with P-Spice will run about \$5,000 while the analog workstations are going for over \$50,000. The HP-42S sells for under \$100. Comparing capability per dollar, the method presented here using the HP-42S wins hands down.

NOTICE:

The author and/or EduCALC Mail Store makes no warranty of any kind with regard to this material. The author and/or EduCALC Mail Store shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.



To my Wife LINDA: Prov 31:10-12 To my daughter JANA: Prov 31:29

# TABLE OF CONTENTS

TITLE	PAGE
Section I - Setting up The Circuit Matrices	1
Example 1 - Solve for Vo by Superposition $(N = 3)$	1
Example 2 - Solve for Vo by Superposition $(N = 4)$	З
Example 3 - Ladder Network	4
Example 4 - Lattice Network	6
Example 5 - Twin-T Network	8
Example 6 - Collector Feedback	9
Example 7 - CE Hybrid Pi Transistor Model	11
Example 8 - Inverting Op-Amp	12
Example 9 - Adjustable Gain Differential Ampl	13
Example 10 - Non-Linear Circuits	15
Example 11 - Fifth Order Active Filter	16
Example 12 - Complementary Feedback Amplifier	18
Alternate Formulations	21

Section II -	HP-42S Programs	22
Example	3 – Ladder Network (DC)	26
Example	3 - Ladder Network (AC)	29
Example	5 - Twin-T Network	33
Example	7 - CE Hybrid Pi Transistor Model	35
Example	8 - Inverting Op-Amp	36
Example	9 - Adjustable Gain Differential Ampl	38
Example	11 - Fifth Order Active Filter	40
Example	12 - Complementary Feedback Ampl	42
Example	10 - Non-linear Circuit	44
Appendix - I.	Ladder Network Analysis	49
II.	Building Branch Impedances with the HP-42S	53
III.	Floating Voltage Sources	53
IV.	Designing with K Factors	55
References		57

SECTION I. Setting up The Circuit Matrices.

Notational convention: E => Independent voltage source

- V => Dependent voltage source or node voltage
- I => Dependent current source or node
   current
- $Z \Rightarrow$  real or complex impedance

Two simple star networks will be analyzed to show a method of solving for the voltage at the center node that is easy to remember. This topology is chosen since any circuit can be formed by combining star networks with 2 or more branches. The method is then generalized to an N-branch star network.

Example 1 Solve for Vo by superposition: (N = 3)



a. Set  $E_2 = 0$ , Vo -> Vo':

Since  $Z_{2}//Z_{3} = \frac{1}{1}$ ,  $\frac{1}{1} = \frac{1}{1}$ ,  $Z_{2} = Z_{3}$ Vo' =  $\frac{E_{1}}{1 + Z_{1}} \begin{pmatrix} 1 & 1 \\ --- + & --- \\ 1 - & -- \\ Z_{2} = Z_{3} \end{pmatrix}$ 

b. Set  $E_1 = 0$ , Vo -> Vo":

$$Vo'' = \frac{E_2 Z_1 / / Z_3}{Z_2 + Z_1 / / Z_3} = \frac{E_2}{1 + \frac{Z_2}{1 + \frac{Z_2}{2 + \frac{Z_1}{2 + \frac{Z_2}{2 + \frac{Z_2}$$

Then by the superposition principle,

$$V_{0} = V_{0}' + V_{0}'' = \frac{E_{1}}{1 + Z_{1}} \begin{pmatrix} 1 & 1 \\ -\frac{1}{2} - + \frac{1}{2} - - - \\ Z_{2} & Z_{3} \end{pmatrix} = E_{1}K_{1} + E_{2}K_{2},$$

where  $K_1$  and  $K_2$  are dimensionless constants determined by  $Z_1$ ,  $Z_2$ , &  $Z_3$ , and are always < 1.

We try a second example to see if there is a consistent pattern occurring.

Example 2 Solve for Vo by superposition: (N = 4)





E3 Z1//Z2//Z4	E4 Z1//Z2//Z3
+ +	
$Z_{3} + Z_{1} / / Z_{2} / / Z_{4}$	$Z_4 + Z_1 / / Z_2 / / Z_3$

$E_1$	E2
Z 1	Z2
1 +	1 +
22//23//24	21//23//24



 $V_{0} = \frac{E_{1}}{1 + Z_{1}} \begin{pmatrix} \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{pmatrix} \frac{1}{1 + Z_{2}} \begin{pmatrix} \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{pmatrix} \frac{1}{1 + Z_{2}} \begin{pmatrix} \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{pmatrix}$ 



 $VO = E_1K_1 + E_2K_2 + E_3K_3 + E_4K_4.$ 

Now the pattern is evident. In general:

 $V_{O} = \sum_{i=1}^{N} \frac{E_{i}}{1 + impedance in} \frac{E_{i}}{series with E_{i}} \begin{pmatrix} Sum of remaining reciprocal impedances (admittances) connected to node Vo \end{pmatrix}$  $= \sum_{i=1}^{N} E_{i} K_{i}.$ 

As shown in the next example, the Ei's can be a mix of Ei and Vi.

Now we will use this method to write node equations by inspection.

Example 3 Ladder network.



Solve for dependent node voltages  $V_1$  and  $V_2$ .

We see that the equation for  $V_1$  will be the superposition sum of  $E_1$  and  $V_2$ :

(1)  $V_1 = E_1 K_1 + V_2 K_2$ , where  $K_1 = ----- \frac{1}{1 + Z_1} \begin{pmatrix} 1 & 1 \\ --- + & --- \\ Z_2 & Z_3 \end{pmatrix}$ ,  $K_2 = ----- \frac{1}{1 + Z_3} \begin{pmatrix} 1 & 1 \\ --- + & --- \\ Z_1 & Z_2 \end{pmatrix}$ 

Since there is only one voltage driving node  $V_2$ , the equation for  $V_2$  will have only one term:

Equations (1) and (2) can be solved for  $V_1$  and  $V_2$  by elimination or by matrix methods. By elimination:  $V_1 = E_1K_1 + (V_1K_2)K_2$ , substituting (2) into (1). Then E 1 K 1 (3)  $V_1 = ---- 1 - K_{2}K_{3}$ Substituting (3) into (2) gives  $V_2$ , or  $V_2 = V_1 K_3 = \frac{E_1 K_1 K_3}{1 - K_2 K_3}$ Using matrix methods: Rearranging (1) and (2) so that the independent terms are on the LH side:  $E_1 K_1 = V_1 - V_2 K_2$  $0 = V_2 - V_1 K_3.$ From this form it is easy to construct the coefficient matrix and independent column vector:  $\begin{vmatrix} 1 & -K_2 \\ -K_3 & 1 \end{vmatrix} \begin{vmatrix} V_1 \\ V_2 \end{vmatrix} = \begin{vmatrix} E_1 K_1 \\ 0 \end{vmatrix}$ From now on, matrices will be used exclusively. As the

circuits get larger and more complicated, solving for the unknown node voltages using algebra and the elimination method becomes too lengthy and error prone.

#### Example 4 Lattice network.



Now we can be methodical and consisent.

Step 1. Write dependent node equations using superposition and assigning a unique K factor to each term.

 $V_1 = E_1 K_1 + E_2 K_2 + V_2 K_3$ 

 $V_2 = E_1 K_4 + E_2 K_5 + V_1 K_6$ 

(We dont care what the K's are until after the matrices are formed.)

Step 2. Put independent terms on LH side:

 $E_1 K_1 + E_2 K_2 = V_1 - V_2 K_3$ 

 $E_1 K_4 + E_2 K_5 = V_2 - V_1 K_4$ 

Step 3. Put in matrix form:

 $\begin{vmatrix} 1 & -K_{3} \\ -K_{4} & 1 \end{vmatrix} \begin{vmatrix} V_{1} \\ V_{2} \end{vmatrix} = \begin{vmatrix} E_{1}K_{1} + E_{2}K_{2} \\ E_{1}K_{4} + E_{2}K_{3} \end{vmatrix}$ 

Step 4. From the circuit diagram and the equations of step 1, write out the K factors.

Before doing this, a functional notation for the K factors will be defined.

Let 
$$\begin{array}{c} 1 \\ ----- = F2(A,B) \\ A \\ 1 + --- \\ B \end{array}$$



= F3(B,A,C), i.e., after the first variable, the order is not important since the reciprocals can be summed in any order.

Getting back to Example 4, we can write out the K factors using this functional notation:

K1 = F3(21, 22, 24), K2 = F3(24, 21, 22)

K3 = F3(22,21,24), K4 = F3(25,22,23)

K5 = F3(23, 22, 25), K6 = F3(22, 23, 25)

Remember that the first Z in F3 is in series with the E or V in question. For example, in  $V_1 = E_1K_1 + \ldots$ , the first Z in  $K_1$  is between  $V_1$  and  $E_1$ , or  $Z_1$ . Be sure to account for all the remaining Z's connected to node  $V_1$ ; in this case  $Z_2$  and  $Z_4$ .

One last example before going on to transistor and op-amp circuits:

## Example 5 Twin-T Network



At this point, we modify our basic star network by adding current sources:



Again, by superposition:

 $V_0 = E_1K_1 + V_2K_2 + V_3K_3 + P_1I_4 - P_1I_5$ 

where K1 = F3(Z1, Z2, Z3), K2 = F3(Z2, Z1, Z3),

K3 = F3(23, 21, 22), and P1 = 21//22//23.

Note direction of current flow and the sign attached; toward node => +, away from node => -.



Example 6 Collector Feedback.

Page 9

Step 2. (Express Ic and Ie in terms of Ib.)  $E_1K_1 = V_1 - V_2K_2 + P_1BIb$  (Ic = Beta Ib = BIb)  $E_2K_2 = V_2 - V_1K_4 + P_2Ib$   $0 = V_2 - (1 + B)IbZ_3$  [Ie = (1 + B)Ib] Vbe = V\_2 - V\_3

Step 3.

1	- K 2:	0	P <sub>1</sub> B	V 1		E, K,
- K -	1	0	₽₂	V2		EzKz
0	0	1	-(1+B)Z₃	Vэ	=	0
0	1	- 1	0	Ib		Vbe

Step 4.

K1 = F2(21, 24), K2 = F2(24, 21), K3 = F2(22, 24), K4 = F2(24, 22)P1 = 21//24, P2 = 22//24

This circuit is not easily solved by conventional methods. Using the above matrices, the HP-42S will solve for all node voltages and the base current Ib. Collector and emmitter currents are easily obtained from Ic = BIb, and Ie = (1 + B)Ib.

Note that in forming the P's associated with current sources, they are easily remembered as the parallel combination of all impedances connected to the node in guestion.

Example 7 Common Emitter Hybrid Pi Transistor Model



Note that  $(g_{M}V_{1})$  is a voltage-controlled-current-source, or VCCS.

Step 1.  $V_1 = E_1 K_1 + V_2 K_2$  $V_2 = V_1 K_3 - g_M V_1 P_1 = V_1 (K_3 - g_M P_1)$ 

Step 2.

$$E_{1}K_{1} = V_{1} - V_{2}K_{2}$$
$$0 = V_{2} - V_{1}(K_{2} - g_{m}P_{1})$$

Step 3.

$$\begin{vmatrix} 1 & -K_{2} \\ (g_{H}P_{1}-K_{3}) & 1 \\ \end{vmatrix} \begin{vmatrix} V_{1} \\ V_{2} \\ V_{2} \end{vmatrix} = \begin{vmatrix} E_{1}K_{1} \\ 0 \\ 0 \end{vmatrix}$$

Step 4.

$$K1 = F3(Z1,Z2,Z3), K2 = F3(Z3,Z1,Z2)$$
  
 $K3 = F2(Z3,Z4), P1 = Z3//Z4$ 



A simplified model of the op-amp is obtained by the dependent voltage source  $V_{\Im} = -AV_i$ , where A is the open loop gain. ( $V_{\Im}$  is a voltage-controlled-voltage-source, or VCVS.)

The variable A can be complex to show the first order rolloff without adding additional reactive components:

> Aol A = ------, where Aol = about 10,000 v/v, jw 1 + ----w<sub>1</sub>

and w1 = 2pi(f1) is the frequency breakpoint , and 10 < f1 < 100 in Hz for most op-amps.

Gain A can have zeros as well as poles:

$$Aol \begin{pmatrix} jw \\ 1 + ---- \\ w_2 \end{pmatrix}$$

$$\begin{pmatrix} 1 \\ 1 + ---- \\ w_1 \end{pmatrix} \begin{pmatrix} jw \\ 1 + ---- \\ w_3 \end{pmatrix}$$

For most op-amp circuits, the single pole rolloff will suffice.

Again, steps 1 thru 4 are no different:

Step 1.  $V_1 = E_1 K_1 + V_2 K_2$   $V_2 = V_1 K_2 + V_2 K_4 = V_1 K_2 - AV_1 K_4$  $= V_1 (K_2 - AK_4)$ 

Step 2.

$$E_{1}K_{1} = V_{1} - V_{2}K_{2}$$
$$0 = V_{2} - V_{1}(K_{3} - AK_{4})$$

Step 3.

$$\begin{vmatrix} 1 & -K_{2} \\ (AK_{4}-K_{3}) & 1 \end{vmatrix} \begin{vmatrix} V_{1} \\ V_{2} \end{vmatrix} = \begin{vmatrix} E_{1}K_{1} \\ 0 \end{vmatrix}$$

Step 4

$$K1 = F2(Z1,Z2), K2 = F2(Z2,Z1)$$
  
 $K3 = F3(Z2,Z3,Z4), K4 = F3(Z4,Z2,Z3)$ 

Example 9 Adjustable gain differential amplifier.



Page 13

Step 1.

$$V_{1} = E_{1}K_{1} + V_{2}K_{2}$$

$$V_{2} = V_{1}K_{3} + V_{3}K_{4} + V_{5}K_{5}$$

$$V_{3} = A(V_{4} - V_{1})$$

$$V_{4} = E_{2}K_{4} + V_{5}K_{7}$$

$$V_{5} = V_{4}K_{6} + V_{2}K_{7}$$

Step 2.

$$E_{1}K_{1} = V_{1} - V_{2}K_{2}$$

$$0 = V_{2} - V_{1}K_{3} - V_{3}K_{4} - V_{5}K_{5}$$

$$0 = V_{3} - AV_{4} + AV_{1}$$

$$E_{2}K_{4} = V_{4} - V_{5}K_{7}$$

$$0 = V_{5} - V_{2}K_{7} - V_{4}K_{8}$$

Step 3.

1	-K2	0	0	0	V 1		E 1 K 1
-K3	1	- K 4	0	-K=	V2		0
Α	0	1	-A	0	Va	=	0
0	0	0	1	-K-	V۹		E2Ks
0	- K 🕫	0	-K.	1	Vs		0

Step 4.

K1 = F2(R1,R2), K2 = F2(R2,R1)
K3 = F3(R2,R3,R4), K4 = F3(R3,R2,R4),
K5 = F3(R4,R2,R3),
K6 = F2(R5,R6), K7 = F2(R6,R5),
K8 = F3(R6,R4,R7), K9 = F3(R4,R6,R7)

Example 10 Non-linear Circuits.

Some non-linear diode circuits can be solved by converting the diodes to resistors (in series with a 0.6V source if need be). The method is to monitor the voltages across the resistor (diode) for polarity. If the "diode" becomes reverse biased, then change its value to 10 Megohms. If it becomes forward biased, change its value to, say, 10 ohms.



Step 1 (For the circuit on the right)  $V_1 = E_1K_1 + E_2K_2 + V_2K_2$   $V_2 = E_2K_4 + E_2K_3 + V_2K_4$  $V_3 = V_1K_7 + V_2K_8$  Step 2.

 $E_1 K_1 + E_2 K_2 = V_1 - V_2 K_2$  $E_2 K_4 + E_2 K_5 = V_2 - V_2 K_4$  $0 = V_2 - V_2 K_2 - V_1 K_7$ 

Steps 3 and 4 are, as they say, "left as an excercise for the student".

During the analysis in section II, if  $(V_1 - V_2) < 0$ , set  $R_4 = 10$  ohms; if > 0 set  $R_4 = 10$  Megohms. Similarly, if  $(V_2 - V_3) > 0$ , set  $R_7 = 10$  ohms; if < 0 set  $R_7 = 10$  Megohms.

Examples 11 and 12 following illustrate the ease of writing node equations using the K method for relatively large and complicated circuits.

Example 11 Fifth Order Active Filter



Step 1.

$$V_{1} = E_{1}K_{1} + V_{2}K_{2} + V_{4}K_{3}$$

$$V_{2} = V_{1}K_{4} + V_{3}K_{3}$$

$$V_{3} = V_{2}K_{4} + V_{4}K_{7}$$

$$V_{4} = V_{1}K_{8} + V_{3}K_{7} + V_{4}K_{10}$$

$$V_{5} = V_{4}K_{11}$$

$$V_{4} = A(V_{3} - V_{5})$$

Step 2.

$$E_{1}K_{1} = V_{1} - V_{2}K_{2} - V_{4}K_{3}$$

$$0 = V_{2} - V_{1}K_{4} - V_{3}K_{5}$$

$$0 = V_{3} - V_{2}K_{4} - V_{4}K_{7}$$

$$0 = V_{4} - V_{1}K_{6} - V_{3}K_{7} - V_{4}K_{10}$$

$$0 = V_{5} - V_{4}K_{11}$$

$$0 = V_{4} - AV_{3} + AV_{5}$$

Step 3.

	1	-K2	0	-K3	0	0	V.		E 1 K 1	
	- K 4	1	-K=	0	0	0	V2		0	
	0	-K&	1	- K -	0	0	٧э		0	
	- K 😖	0	- K 🕫	1	0	- K 1 0	V۹	-	0	
	0	0	0	0	1	-K 1 1	Vs		0	
	0	0	- A	0	A	1	Ve		0	

Step 4.

K1 = F4(21, 22, 23, 24), K2 = F4(23, 21, 22, 24) K3 = F4(24, 21, 22, 23) K4 = F3(23, 25, 26), K5 = F3(26, 23, 25) K6 = F3(26, 27, 28), K7 = F3(27, 26, 28) K8 = F3(24, 27, 29), K9 = F3(27, 24, 29) K10 = F3(29, 24, 27), K11 = F2(210, 211)





## Step 1.

 $V_{1} = E_{1} - Ie_{2}Z_{1}$   $V_{2} = E_{1}K_{1} + V_{3}K_{2} + Ib_{2}P_{1}$   $V_{3} = V_{2} - Ic_{1}Z_{3}$   $V_{4} = E_{3} - Ib_{1}Z_{4}$   $V_{5} = E_{2}K_{3} + V_{4}K_{4} + Ie_{1}P_{2}$   $V_{4} = E_{2}K_{5} + V_{5}K_{4} + Ic_{2}P_{3}$   $Vbe_{1} = V_{4} - V_{5}$   $Vbe_{2} = V_{1} - V_{2}$ Step 2.  $E_{1} = V_{1} + (1 + B_{2})Ib_{2}Z_{1}$ 

 $E_{1}K_{1} = V_{2} - V_{3}K_{2} - Ib_{2}P_{1}$   $0 = V_{3} - V_{2} + B_{1}Ib_{1}Z_{3}$   $E_{3} = V_{4} + Ib_{1}Z_{4}$   $E_{2}K_{3} = V_{5} - V_{4}K_{4} - (1 + B_{1})Ib_{1}P_{2}$   $E_{2}K_{5} = V_{4} - V_{5}K_{4} - B_{2}Ib_{2}P_{3}$   $Vbe_{1} = V_{4} - V_{5}$  $Vbe_{2} = V_{1} - V_{2}$  Step 3.

1	0	0	0	0	0	0	(1+B <sub>2</sub> )Z <sub>1</sub>	V <sub>1</sub>
0	1	- K 2	0	0	0	0	-P1	٧2
0	- 1	1	0	0	0	BıZə	0	٧э
0	0	0	1	0	0	Z 4	0	V۹
0	0	0	0	1	- K 4	-(1+B1)P2	<u>۽</u> 0	V=
0	0	0	0	- K 4	1	0	-B2P3	Vخ
0	0	0	1	- 1	0	0	0	Ibı
1	- 1	0	0	0	0	0	0	Ibz

 $= | E_1 - E_1K_1 - 0 - E_2 - E_2K_2 - E_2K_3 - Vbe_1 - Vbe_2 + T$ 

(The  $\top$  transposes the row vector into a column vector.)

Step 4.

K1 = F2(22,23), K2 = F2(23,22)
K3 = F2(25,27), K4 = F2(27,25)
K5 = F2(26,27), K6 = F2(27,26)
P1 = 22//23, P2 = 25//27, P3 = 26//27

In setting up the coefficient matrix, advantage should be taken of all the zeros in the matrix (a so-called sparse matrix) and that the main diagaonal is nearly all 1's. That is, one should form an identity matrix first, and then store only the nonzero elements.

By now the astute reader has probably seen the similarity of the F3 and F4 K factor functions with the parallel impedance function. There are two alternate formulations of these functions that may result in shorter HP-42S programs. For example, if K1 = F4(21, 22, 23, 24), K2 = F4(22, 21, 23, 24),K3 = F4(23, 21, 22, 24), K4 = F4(24, 21, 22, 23),a shorter way of computing K1 through K4 is  $K1 = F4(21, 22, 23, 24), K2 = (K1 \times 21)/22,$  $K3 = (K1 \times Z1)/Z3, K4 = (K1 \times Z1)/Z4.$ Note that the denominator of Ki is Zi, i = 2, 3, 4. Still another way of calculating K1 through K4 is P1 = 21//22//23//24, then K1 = P1/21, K2 = P1/22, K3 = P1/23, and K4 = P1/24. The form here is Ki = P1/ZiAlso note that K1 + K2 + K3 + K4 = 1. Then K4 can also be calculated by K4 = 1 - K1 - K2 - K3. Similary, for N =3 K1 = F3(21, 22, 23); K2 = F3(22, 21, 23); K3 = F3(23, 21, 22);but it is quicker to compute K3 = 1 - K1 - K2.

### SECTION II. HP-42S Programs

Due to word processor character limitations, the following substitutions will be used for the given HP-42S characters: (Substituting j for i is due to electrical engineering preference, and should not cause undue confusion.)

HP-42S Character	Text Character
+	ra (right arrow)
*	da (down arrow)
Rt	Rup
R↓	Rdn
10† X	10^X
÷	/
1	J

We will begin from the bottom and work up. That is, the following subprograms with global labels will be used with main programs "SETUP", "DCAP", and "ACAP", to be described later. They should be keyed in now.

Circuit element:	Capacitor	Inductor	Resistor in series with capacitor	Resistor in series with inductor
Complex expression:	0 - j/wC	0 + jwL	R − j∕wC	R + JwL
Stack must contain: Y-reg: X-reg:	any C	any L	R C	R L
Listing:	01 LBL "XC" 02 RCLx"w" 03 1/X 04 +/- 05 0 06 X<>Y 07 COMPLEX 09 END	01 LBL "XL" 02 RCLx"w" 03 0 04 X<>Y 05 COMPLEX 06 END	01 LBL "SRC" 02 RCLx"w" 03 1/X 04 +/- 05 COMPLEX 06 END	01 LBL SRL 02 RCLx"w" 03 COMPLEX 04 END

Circuit element:	Resistor in parallel with capacitor	Resistor in parallel with inductor	Operational amplifier
Complex expression:	1/(1/R + JwC)	1/(1/R - j/wL)	Aol/(1 + $jw/w_i$ ) = Aol/(1 + $jf/f_i$ )
Stack must contain: Y-reg: X-reg:	R C	R L	any any
Listing:	01 LBL "PRC" 02 RCLx"w" 03 X<>Y 04 1/X 05 X<>Y 06 COMPLEX 07 1/X 08 END	01 LBL "PRL" 02 RCLx"w" 03 1/X 04 +/- 05 X<>Y 06 1/X 07 X<>Y 08 COMPLEX 09 1/X 10 END	01 LBL "OPAMP" 02 1 03 ENTER 04 RCL "F" 05 10^X 06 10 (f <sub>1</sub> ) 07 / 08 COMPLEX 09 1E4 (Aol) 10 X<>Y 11 / 12 STO "A" 13 END
Function:	F2(Z1,Z2)	21//22	
Complex expression:	$\frac{1}{1 + 21/22}$	$\frac{1}{1/21 + 1/22}$	
Stack must contain: Y-reg: X-reg:	Z 1 Z 2	$Z_1$ or $Z_2$ $Z_2$ or $Z_1$	
Listing:	01 LBL "F2" 02 1/X 03 x 04 1 05 + 06 1/X 07 END	01 LBL "PZ2" 02 1/X 03 X<>Y 04 1/X 05 + 06 1/X 07 END	

Function:	21//22//23	21//22//23//24		
Complex	1	1		
expression:	$1/Z_1 + 1/Z_2 + 1/Z_3$	$1/2_1 + 1/2_2 + 1/2_3 + 1/2_4$		
Stack must contain:				
T-reg:	any	Z 1		
Z-reg:	Ζ1	22		
Y-reg:	22	2 <sub>3</sub>		
X-reg:	Za	24		
Listing:	01 LBL "PZ3"	01 LBL "PZ4"		
	02 XEQ "PZ2"	02 XEQ "PZ3"		
	03 XEQ "PZ2"	03 XEQ "PZ2"		
	04 END	04 END		

For "P23" and "P24", the Z's can be in any order in the stack.

The following program is an initializing routine that must be run before analyzing any new circuit. It need not be executed more than once for the same circuit.

After a menu choice of AC or DC analysis, the required input is the order n of the n  $\times$  n coefficient matrix.

Listing Comments 01 LBL "SETUP" 02 WRAP Clear AC/DC selection flag 03 CF 01 04 CLV "MATK" Clear old circuit matrices 05 CLV "MATE" 06 CLV "MATV" 07 "AC" Begin menu setup 08 KEY 1 GTO 01 09 "DC" 10 KEY 4 GTO 02 11 MENU 12 STOP 13 LBL 02 14 SF 01 Set flag 01 for DC analysis 15 LBL 01 16 EXITALL 17 "Order?" 18 PROMPT 19 ENTER Dimension K (coefficient) matrix 20 DIM "MATK" 21 1 22 DIM "MATE" Dimension E (independent) column vector 23 DIM "MATV" Dimension V (node voltage) column vector 24 RECT 25 0 26 ENTER 27 COMPLEX 28 FS? 01 DC analysis? 29 GTO 01 Then do not create complex matrices 30 STOx "MATK" Create complex matrices for AC analysis 31 STOX "MATE" 32 STOx "MATV" 33 LBL 01 Begin creating MATK = I (Identity matrix) 34 INDEX "MATK" 35 Rup Place n in X-reg. **36 ENTER 37 ENTER** Start in lower rh corner (element n,n) 38 LBL 00 39 STOIJ 40 1 41 STOEL Store 1 in element i, j = i42 Rdn 43 DSE ST Y Decrement i and j pointers 44 DEG 45 DSE ST X 46 GTO 00 If i,j not 0 then repeat 47 FC? 01 48 GTO "ACAP" Go to AC Analysis Program 49 GTO "DCAP" Go to DC Analysis Program 50 END

As an introduction, a DC analysis example will be given first. The ladder network on page 4 will be analyzed with resistors for the impedances  $Z_1$  thru  $Z_4$ .

Generally speaking, a circuit under analysis has component designations such as  $R_1$ ,  $C_2$ ,  $L_2$ ,  $R_4$ , etc. Thus we can store  $R_1$  in numbered register 01,  $C_2$  in reg. 02, etc. This keeps alot of clutter out of the variable catalog and provides easy association of registers vs. components.

Circuits analyzed here will have less than 15 components, so the numbered registers can be SIZEd to 15. This will leave room for some scratch storage if needed.

Example 1 (DC) Ladder Network

First, the main program "DCAP" will be listed so that the program flow can be demonstrated.

Listing

04 LBL 01

Comments

- 01 LBL "DCAP"
- 02 XEQ "SKF" Store K Factors subprogram. Creates and stores all the required K factors. For the DC ladder network, this will be  $K_1$ ,  $K_2$ , and  $K_3$  (see page 4).
- 03 XEQ "MAT" Form the n x n K-matrix, the n x 1 E-vector, and solve for the n x 1 V-vector containing the node voltages.
- 05 INPUT "Vn" Choose which node voltage to display
- 06 XEQ "GETV" This subprogram recalls and displays the node voltage selected in line 05.

07 STOPDisplay node voltage08 GTO 01Select another node if desired09 END

Before going any further, the following resistor values for the ladder network should be stored in the corresponding numbered registers:

1000 STO 01 (R<sub>1</sub>) 2000 STO 02 (R<sub>2</sub>) 3000 STO 03 (R<sub>3</sub>) 4000 STO 04 (R<sub>4</sub>) Also store 10 in "E1", so that the input voltage is 10 V. The first subprogram encountered is "SKF", which is given below:

Listing Comments 01 LBL "SKF" 02 RCL 01 03 RCL 02 04 RCL 03 Create K<sub>1</sub> 05 XEQ "PZ3" Get  $P = R_1//R_2//R_3$ 06 ENTER 07 RCL/ 01  $K_1 = P/R_1$ 08 STO "K1" 09 Rdn 10 RCL/ 03  $K_2 = P/R_3$ 11 STO "K2" 12 RCL 03 13 RCL 04 14 XEQ "F2" Get Ka 15 STO "K3" 16 END Now the HP-42S has created all three K factors and we are ready to fill the  $2 \times 2$  K-matrix, and the  $2 \times 1$  E-vector shown on page 5, with the subprogram "MAT": Listing Comments 01 LBL "MAT" 02 INDEX "MATK" Pointers at i = j = 1. Skip to element 1:2, since "SETUP" already 03 J+ has put 1's on the main diagonal. 04 RCL "K2" 05 +/-06 ra Put  $-K_2$  at 1:2 07 RCL "K3" 08 +/-09 ra Put  $-K_{2}$  at 2:1 10 INDEX "MATE" 11 RCL "E1" Input voltage = 10 V 12 RCLx "K1" 13 da Put  $E_1K_1$  at 1:1 14 RCL "MATE" 15 RCL/ "MATK" Get node voltage vector 16 STO "MATV"

17 END

Note that lines 01, 02, 10, and 14 thru 17 must be included for every circuit to be analyzed. Thus the general format for every "MAT" subprogram is: 01 LBL "MAT" 02 INDEX "MATK" • • (fill K matrix) • • INDEX "MATE" • • (fill E vector) ٠ • RCL "MATE" RCL/ "MATK" STO "MATV" END The last subprogram run by the main program "DCAP" is "GETV", which is given below: Listing Comments 01 LBL "GETV" 02 INDEX "MATV" 03 RCL "Vn" Vn = the selected node voltage, which is the numbered column element of the node voltage vector "MATV" 04 1 05 STOIJ Store Vn:1 pointer 06 RCLEL Get Vn 07 END

Now the DCAP program is ready to run; but we must first execute "SETUP" before analyzing any circuit: XEQ "SETUP". Choose DC (the LOG key) when the menu appears. In response to Order?, key in the order of the K matrix, which is 2 for this example: 2, R/S. The display should then be: Y: [ 2x1 Matrix ] Vn? (any) For Vn?, key in 2 to get the voltage at node 2: 2, R/S. V<sub>2</sub> should = 3.478 (volts) as displayed in the X-reg. Repeat for node 1: R/S, 1, R/S. V<sub>1</sub> should = 6.087 (volts). As a check, K<sub>1</sub> = 0.545; K<sub>2</sub> = 0.182; K<sub>2</sub> = 0.571.

Example 1 (AC) Ladder Network

AC analysis is performed by the main program "ACAP", which is listed below:

Listing Comments 01 LBL "ACAP" 02 "Log F1" Logio beginning frequency in Hz 03 PROMPT 04 STO "F" 05 INPUT "PD" PD = points per decade of frequency 06 INPUT "ND" ND = number of decades07 RCL+ "F" Add beginning frequency to get 08 STO "FL" ending or last frequency point 09 INPUT "Vn" Node to be analyzed 10 RCL "F" To convert F1 to radians/sec ("w") 11 LBL 00 12 10<sup>^</sup>X Get F from Log F 13 2 14 PI 15 x 16 x 17 STO "w" Store radians/sec 18 XEQ "SKF" Store K Factors subprogram (same as "DCAP") 19 XEQ "MAT" Create & solve matrices (same as "DCAP") 20 XEQ "GETV" Get node voltage selected by "Vn" input 21 -> POL Convert to polar form 22 COMPLEX complex -> real 23 X<>Y Put magnitude in X-reg 24 LOG Convert to dBV. Lines 24 thru 26 can be deleted 25 20 if volts are desired. 26 x 27 FIX 02 Begin display setup 28 CLA 29 ARCL "F" 30 - " " Append space 31 FIX 03 Display format for dBV 32 ARCL ST X 33 Rdn 34 FIX 00 For phase angle is deg 35 RND 36 - " " 37 ARCL ST X 38 AVIEW Set flag 21 to stop 39 RCL "PD" 40 1/X 41 STO+ "F" Increment frequency 42 RCL "FL" 43 RCL "F" 44 X<Y? 45 GTO 00 Repeat if not done 46 FIX 03 47 END

As an introduction to an AC analysis, the ladder network analyzed in the DC analysis will have the components changed as follows:

Element	Reference Designator	New AC value	Stored in Register
Z 1	R1	10 K ohms	01
Z2	C2	0.01 uF	02
ZЗ	RЭ	10 K ohms	03
Z4	C4	0.01 uF	04
E1	E1	1	"E1"

These values should now be stored in the registers shown above.

Since the matrix on page 5 has the same form whether real or complex (DC or AC), subprogram "MAT" does not have to be modified from the DC analysis. Only "SKF" must be modified as shown below:

Listing

Comments

01	LBL "SKF"	
02	RCL 02	
03	XEQ "XC"	$\operatorname{Get} \mathbf{Z}_2 = 0 - \mathbf{j}/\mathbf{w}\mathbf{C}_2$
04	STO "22"	
05	RCL 04	Do the same for $C_4$
06	XEQ "XC"	
07	STO "24"	
08	RCL 01	$Z_1 = R_1$
09	RCL "Z2"	
10	RCL 03	$Z_{2} = R_{2}$
11	XEQ "PZ3"	Get $P = R_1 / / Z_2 / R_3$
12	ENTER	
13	RCL/ 01	$K_i = P/R_i$
14	STO "K1"	
15	Rdn	
16	RCL/ 03	$K_2 = P/R_2$
17	STO "K2"	
18	RCL 03	
19	RCL "24"	
20	XEQ "F2"	
21	STO "K3"	The K factors are now all complex
22	END	

After keying in "SKF" above, we are ready to start the AC analysis of the ladder network, which has now become a 2-pole low-pass passive filter. Again, always execute "SETUP" prior to analyzing any new circuit:

XEQ "SETUP"; choose AC from the menu, and the order is still 2.

We will select a frequency sweep of from 100 Hz to 100 KHz at 10 points per the 3 decades: In response to the "Log F1" prompt, key in 2 (log 100 = 2). In response to PD?, key in 10 (points per decade); and in response to ND?, enter 3 (decades); for Vn?, we still want to look at node 2, so key in 2, R/S. A sample of the outputs you should have obtained is shown below: Log F dBV Deq 2.00 -0.118 -11 2.10 - 0.186 - 132.20 -0.292 -17 2.80 -3.273 -55 (Approximate 3 dB breakpoint) • 4.00 -32.638 -154 (Approximate 3 dB breakpoint) 4.90 -67.939 -177 5.00 -71.935 -177 (End of frequency sweep) The slope of the Bode magnitude at log F = 5 is the dB value at  $\log F = 4.9$  minus the dB value at  $\log F = 5$  divided by the frequency increment of 1/ND or slope = (-71.935 - (-67.939))10 = -39.96 dB/decadeor approximately -40 dB/decade. This is what would be expected for a two pole low-pass filter well beyond the second pole frequency. Example 4, the lattice network is omitted.

Page 32

# Example 5. Twin-T Network

## Step 1. Store the following values in the registers indicated:

Element	Reference Designator	New AC value	Stored in Register
Z 1	C1	0.01 uF	01
22	R2	133 K	02
ZЗ	C3	0.01 uF	03
Z 4	R4	267 K	04
25	C5	0.02 uF	05
Z6	R6	267 K	06
Z7	R7	10 Meg	07
E1	E1	1	"E1"

Step 2. Clear the previous "SKF" and "MAT" programs, and key in the following new ones given without comments: (see page 8)

01	LBL "SKF"	01	LBL "MAT"
02	RCL 01	02	INDEX "MATK"
03	XEQ "XC"	03	J+
04	STO "21"	04	J+
05	RCL 03	05	RCL "K2"
06	XEQ "XC"	06	+/-
07	STO "Z3"	07	ra
08	RCL 05	08	J+
09	XEQ "XC"	09	J+
10	STO "25"	10	RCL "K4"
11	RCL "Z1"	11	+/-
12	RCL 02	12	ra
13	RCL "23"	13	RCL "K5"
14	XEQ "PZ3"	14	+/-
15	ENTER	15	ra
		16	RCL "K6"
16	RCL/ "Z1"	17	+/-
17	STO "K1"	18	ra
18	Rdn	19	INDEX "MATE"
19	RCL/ "Z3"	20	RCL "E1"
20	STO "K2"	21	RCLx "K1"
21	RCL 04	22	da
22	RCL "25"	23	RCL "K3"
23	RCL 06	24	da
24	XEQ "PZ3"	25	RCL "MATE"
25	ENTER	26	RCL/ MATK"
		27	STO "MATV"
26	RCL/ 04	28	END
27	STO "K3"		
28	Rdn		
29	RCL/ 06		

30 STO "K4" 31 RCL "Z3" 32 RCL 06 33 RCL 07 34 XEQ "PZ3" 35 ENTER 36 RCL/ "Z3" 37 STO "K5" 38 Rdn 39 RCL/ 06 40 STO "K6" 41 END

The given component values are for a 60 Hz notch filter. Hence we want to look at one decade between 10 and 100 Hz. Twenty points should be enough, therefore execute the following:

XEQ "SETUP"; choose AC; Order? 3, R/S, Log F1?, 1, (log 10 = 1), R/S, PD?, 20, R/S, ND?, 1, Vn?, 3, R/S. Output samples are:

Log F dBV Deg

1.00 -2.046 -34 . . 1.80 -31.184 90 (the notch) . 2.00 -11.777 76

To see what the output is at exactly 60 Hz: XEQ "ACAP", Log F1?, 60, LOG, (see 1.778), R/S, PD?, 1, R/S, ND?, 0, Vn?, 3, will give just one output at log 60 Hz = 1.778:

1.78 -51.048 100

which verifies the notch filter design.

For the remaining circuits, just component values, listings for "SKF" and "MAT", output sample points to verify the analysis, and a schematic if necessary will be provided. Be sure to execute "SETUP" prior to analyzing each new circuit. The "Order?" can be obtained by inspection of the corresponding K-matrix in section I. Example 7. Common Emitter Hybrid Pi Transistor Model The circuit used for the analysis is shown below:



Note that Z1 ---> R1; Z2 ---> R2//C3; Z3 ---> R4//C5; and Z4 ---> R6//R7. (See page 11.)

Component storage:

	Reference		Stored in
Element	Designator	Value	Register
Gm	GM	0.025	00
Z1	R1	100	01
Z2	R2	1 K	02
<b>Z</b> 2	СЭ	100 pF	03
Z3	R4	4 Meg	04
Z3	C5	ЗрГ	05
Z 4	R6	80 K	06
Z4	R7	10 K	07
E1	E1	1	Not stored
Listing for	"SKF" and "	MAT":	
01 LBL "SKF	u –	01 LBL "MAT	
02 RCL 02		02 INDEX "M	IATK"
03 RCL 03		03 J+	
04 XEQ "PRC	•	04 RCL "K2"	
05 STO "Z2"		05 +/-	
06 RCL 04		06 ra	
07 RCL 05		07 RCL "P1"	
08 XEQ "PRC	1	<b>08</b> RCLx 00	
09 STO "Z3"		09 RCL- "K3	B "
10 RCL 06		10 ra	

11 RCL 07 12 XEQ "PZ2" 13 STO "Z4" 14 RCL 01 15 RCL "Z2" 16 RCL "Z3" 17 XEQ "PZ3" 18 ENTER 19 RCL 01 20 STO "K1" 21 Rdn 22 RCL "Z3" 23 STO "K2" 24 RCL "Z3" 25 RCL "Z4" 26 XEQ "PZ2" 27 STO "P1" 28 RCL "Z3" 29 STO "K3"	1 1 1	11 12 13 14 15 16 17	INDEX "MAT RCL "K1" da RCL "MATE" RCL⁄ "MATK STO "MATV" END	E"	
30 END Output samp)	es for nod	e 2:			
Log F dBV	Deg				
3.00 46.045	5 180				
6.20 43.336	5 136 (	3 dB roll	off point)		
8.15 -0.222	2 18 (	Gain-band = 10^8.15	width-prod = 141.3 M	uct ≌ 1, or Hz.)	fт
Example 8.	Inverting	op-amp			
Element	Reference Designator	Valu	e	Stored in Register	
	-				

R1	10 K	R01
R2	15 K	R02
R3	1 K	R03
C4	0.015 uF	R04
R5	15 K	R05
E1	1	Not stored
	R1 R2 R3 C4 R5 E1	R1       10 K         R2       15 K         R3       1 K         C4       0.015 uF         R5       15 K         E1       1

To illustrate the affects of op-amp rolloff, change line 06 in program "OPAMP" to: 06 10E6.

Since we desire the output V<sub>2</sub>, the matrix given on page 13 is recreated without the substitution V<sub>2</sub> =  $-AV_1$ :

1	-K2	0	۷.		E1 K1
-K3	1	-K.	V2	=	0
A	0	1	Va		0

(An alternative method is to solve the original matrix for  $V_1$  and modify "GETV" to multiply  $V_1$  by -A.)

Listing for "SKF" and "MAT":

01	LBL	"SKF"	01	LBL "MAT"
02	RCL	03	02	INDEX "MATK"
03	RCL	04	03	J+
04	XEQ	"SRC"	04	RCL "K2"
05	STO	"23"	05	+/-
06	1		06	ra
07	RCL	01	07	J+
80	RCL	02	08	RCL "K3"
09	XEQ	"F2"	09	+/-
10	STO	" K 1 "	10	ra
11	-		11	J+
12	STO	" K2"	12	RCL "K4"
13	RCL	02	13	+/-
14	RCL	"23"	14	ra
15	RCL	05	15	RCL "A"
16	XEQ	"PZ3"	16	ra
17	ENTE	ER	17	INDEX "MATE"
18	RCL/	Ý 02	18	RCL "K1"
19	STO	" K3"	19	da
20	Rdn		20	RCL "MATE"
21	RCL/	Ý 05	21	RCL/ "MATK"
22	STO	"K4"	22	STO "MATV"
23	XEQ	"OPAMP"	23	END
24	END			

As can be seen from the above  $3 \times 3$  K-matrix, the order is 3 when executing "SETUP".

Some output points for node 3 are:

Log F dBV Deg

1.00 9.539 -180 (DC gain of 30K/10K in dBV. -180 since this is an inverting opamp circuit. 6.00 28.094 -179 (Gain increase due to feedback T network.)

Now change line 06 of "OPAMP" to: 06 100

This gives an opamp pole of 100 Hz, which is more realistic. The output at node 3 is now:

Log F dBV	Deg			
1.00 9.53	9 -180	(No change.)		
6.00 -4.23	1 91	(The opamp is not $F = 10^6 = 1$ MHz	capable of high .)	gain at
<u>Example 9</u>	Adjustable (Referen	Gain Differential ace 2.)	Amplifier	
Element	Reference Designator	Value	Stored in Register	
21 22 23 24 25 26 27 E1 E2	R1 R2 R3 R4 R5 R6 R7 E1 E2	20 K 2 K 2 K 1 K 20 K 2 K 2 K 10 -10	R01 R02 R03 R04 R05 R06 R07 "E1" "E2"	
01 LBL "SKF" 02 1 03 RCL 01 04 RCL 02 05 XEQ "F2" 06 STO "K1" 07 - 08 STO "K2" 09 RCL 02 10 RCL 03 11 RCL 04 12 XEQ "P23" 13 ENTER 14 RCL / 02 15 STO "K3" 16 Rdn 17 RCL / 03 18 STO "K4" 19 Rup 20 1 21 X<>Y	Using K3+K4+K5=1	01 LBL "MAT 02 INDEX "M 03 J+ 04 RCL "K2" 05 +/- 06 ra 07 J+ 08 J+ 09 J+ 10 RCL "K3" 11 +/- 12 ra 13 J+ 14 RCL "K4" 15 +/- 16 ra 17 J+ 18 RCL "K5" 19 +/- 20 ra 21 RCL "A"	" ATK "	
22 - 23 X<>Y 24 - 25 STO "K5"	1	22 ra 23 J+ 24 J+ 25 RCL "A"		

26	1		26	+/-
27	RCL	05	27	ra
28	RCL	06	28	J+
29	XEQ	"F2"	29	J+
30	STO	" K6"	30	J+
31	-		31	J+
32	STO	"K7"	32	J+
33	RCL	06	33	RCL "K7"
34	RCL	04	34	+/-
35	RCL	07	35	ra
36	XEQ	"PZ3"	36	J+
37	ENTE	CR	37	RCL "K9"
38	RCL/	́ 0б	38	+/-
39	STO	" K8 "	39	ra
40	Rdn		40	J+
41	RCL/	Ý 04	41	RCL "K8"
42	STO	" K9 "	42	+/-
43	XEQ	"OPAMP"	43	ra
44	END		44	INDEX "MATE"
			45	RCL "E1"
			46	RCLx "K1"
			47	da
			48	I+
			49	I+
			50	RCL "E2"
			51	RCLx "K6"
			52	da
			53	RCL "MATE"
			54	RCL/ MATK"
			55	STO "MATV"

Though all components are real (resistive), the opamp has an AC rolloff component, so when executing "SETUP", choose AC. From page 14, the order is 5.

56 END

We will examine the affects of gain setting resistor R4 at 10 Hz: (Node 3)

Log	F	dBV	Deg	R4	valu	le				
1	21	.579	-180		1 K					
1	16	. 476	180		ЗK					
1	20	.001	180	1	. 332	K				
The	last	setti	ng of	R4 g	ives	an	output	of	-10	۷.

(Example 10, Non-linear circuit, will be covered after example 12.)

Element	Reference Designator	Value	Stored in Register	
21 22 23 24 25 26 27 28 28 28 29 210 211 E1	C1 R2 R3 C4 C5 R6 C7 R8 C9 R10 R11 R12 E1	0.03 uF 2.0 K 70 K 0.02 uF 1.9 nF 140 K 0.01 uF 12 K 0.4 nF 2.7 K 3.2 K 10 K 1	R01 R02 R03 R04 R05 R06 R07 R08 R09 R10 R11 R12 Not stored	
Listing for	"SKF" and "M	IAT" :		
01 LBL "SKF" 02 RCL 01 03 XEQ "XC" 04 STO "21" 05 RCL 04 06 XEQ "XC" 07 STO "24" 08 RCL 05 09 XEQ "XC" 10 STO "25" 11 RCL 07 12 XEQ "XC" 13 STO "27" 14 RCL 08 15 RCL 09 16 XEQ "PRC" 17 STO "28" 18 RCL "21" 19 RCL 02 20 RCL 03 21 RCL 03 21 RCL "24" 22 XEQ "P24" 23 ENTER 24 ENTER 25 RCL∕ "21" 26 STO "K1" 27 Rdn		01 LBL "MAT" 02 INDEX "MA 03 J+ 04 RCL "K2" 05 +/- 06 ra 07 J+ 08 RCL "K3" 09 +/- 10 ra 11 J+ 12 J+ 13 RCL "K4" 14 +/- 15 ra 16 J+ 17 RCL "K5" 18 +/- 19 ra 20 J+ 21 J+ 22 J+ 23 J+ 24 RCL "K6" 25 +/- 26 ra 27 J+	TK"	

Example 11. Fifth Order Active Filter

28	RCL/ 03	28	3 RCL "K7"
29	STO "K2"	29	9 +/-
30	Rdn	30	) ra
31	RCL/ "24"	31	L J+
32	STO "K3"	32	2 J+
33	RCL 03	33	B RCL "K8"
34	RCL 06	34	1 ±/_
35		25	
36	XEL 20 VEC "D73"	30	
30		30	
37		31	RUL "KY"
38		38	3 +/-
39	STU "K4"	39	ra
40	Rdn	40	) J+
41	RCL/06	41	L J+
42	STO "K5"	42	2 RCL "K10"
43	RCL 06	43	3 +/-
44	RCL "27"	44	1 ra
45	RCL "28"	45	5 5
46	XEQ "PZ3"	46	5 6
47	ENTER	47	7 STOIJ
48	RCL/ 06	48	3 RCL "K11"
49	STO "K6"	49	9 +/-
50	Rdn	50	) ra
51	RCL/ "27"	51	L J+
52	STO "K7"	52	2 J+
53	RCL "24"	53	B RCI. "A"
54	RCL "27"	54	4 +/-
55	RCL 10	55	5 ra
56	XEQ "PZ3"	56	5.14
57	ENTER	57	7 DOT "A"
58	FNTED	50	
50		50	ר מ הייד אחריין אאאייריי
57		57	V INDEX "MALE"
60		60	
61		01	
02		62	2 RUL "MATE"
63	STU "K9"	63	3 RCL/ "MATK"
64	Rdn	64	A STO "MATV"
65	RCL/ 10	65	5 END
66	STO "K10"		
67	RCL 11		
68	RCL 12		
69	XEQ "F2"		
70	STO "K11"		
71	XEQ "OPAMP"		
72	END		
In	"OPAMP", be sure that li	ne (	06 is: 06 100; and line 09 is: 09 1E4.

From page 17, the order is 6, and from page 16 we want to look at node 6. Some outputs at node 6 are:

- Log F dBV Deg
- 2.00 -51.890 84
- 2.70 -55.156 -107
- 2.80 -37.701 -122
- 3.60 2.553 64
- 6.00 -2.610 -52

The area between log F = 2.0 and log F = 3.6 should show an elliptical response with a very steep climb to the peak value at log F = 3.6. The slope between log F = 2.7 and log F = 2.8 is:

-37.701 - (-55.156) 17.455 ----- = 174.55 dB/decade. 2.8 - 2.7 0.1

which indicates a very sharp high pass response.

Example 12 Complementary Feedback Amplifier

in
er
•

Listing for "SKF" and "MAT":

Listing for "SKF" and "MAT": 01 LBL "SKF" 01 LBL "MAT" 49 J+ 02 RCL 02 02 INDEX "MATK" 50 J+ 03 RCL 03 03 1 51 RCL "E 04 XEQ "P22" 04 8 52 RCLX " 05 STO "P1" 05 STOIJ 53 +/-06 ENTER 06 1 54 STOEL 07 RCL/ 02 07 RCL+ "B2" 55 7 08 STO "K1" 08 RCLX 01 56 4 09 Rdn 09 STOEL 57 STOIJ 10 RCL/ 03 10 I+ 58 1 11 STO "K2" 11 RCL "P1" 59 STOEL 12 RCL 05 12 +/-14 XEQ "P22" 14 2 62 STOEL 15 STO "P2" 15 3 63 J+ 16 ENTER 16 STOIJ 64 J+ 17 RCL/ 05 17 RCL "K2" 65 0 18 STO "K3" 18 +/-19 Rdn 19 STOEL 67 J-20 RCL/ 07 20 I+ 68 J-21 STO "K4" 21 J-20 RCL/ 07 23 STOEL 71 STOEL 13 RCL 07 23 STOEL 72 J+ 25 STO "P2" 24 3 72 J+ 25 STO "P3" 25 7 73 +/-26 ENTER 26 STOIJ 74 STOEL 27 RCL/ 06 27 RCL "B1" 75 8 28 STO "K5" 28 RCLX 03 76 1 29 Rdn 29 STOEL 77 STOIJ 30 RCL/ 07 30 I+ 78 STOEL 31 STO "K6" 31 RCL 04 79 J+ 32 END 32 STOEL 80 +/-33 I+ 81 STOEL 34 1 82 8 44 J-45 RCL "K6" 46 +/-47 STOEL 48 J+

50 J+ 51 RCL "B2" 52 RCLx "P3" 20160 $J^-$ 21 $J^-$ 69 $J^-$ 22-170123STOEL7124372 $J^+$ 25773+/-26STOIJ74STOEL27RCL "B1"7528RCLx 037629STOEL7730I+7831RCL 047931H32STOEL34135RCL\* "B1"36RCLx "P2"37+/-38STOEL39J-40RCL "K4"40RCL "K4"41+/-42STOEL90RCL "E1"41+/-44J-45PCL "K6"45PCL "K6"45PCL "K6" 92 da 93 I+ 94 RCL "E3" 95 da 96 RCL "E2"

Listing for "MAT" Cont': 97 RCLx "K3" 98 da 99 RCL "E2" 100 RCLx "K5" 101 da 102 0.6 103 da 104 0.6 105 da 106 RCL "MATE" 107 RCL/ "MATK" 108 STO "MATV" 109 END Using STOIJ and STOEL function names for large, sparse matrices will result in a shorter listing for "MAT". Execute "SETUP", DC, Order? = 8. The node voltages and currents are given below in FIX 03 format: V1 = 3.860V5 = 3.171V2 = 3.260V6 = 1.636V3 = 3.258Ib1 = 1.229E-4 (7:1) V4 = 3.771Ib2 = 0.001(8:1) For an AC analysis of this circuit, it is suggested that the CE hybrid pi high frequency model be substituted for the simple linear DC model used here. A more accurate non-linear model can be created by using the diode equations in reference 5 and the Ebers-Moll models in reference 6. Example 10 Non-linear Circuit. (See reference 3.) Reference Stored in Element Designator Value Register Z1 **R1** 3 K 01 Z2 R2 2 K 02 ZЗ RЗ 2 K 03 ЗK 24 **R4** 04 Z5 **R5** 10 K 05 26 **R6** 10 Meg 06 (Initial value) Z7 **R7** 10 Meg 07 ... . E1 E1 "E1" +5 E2 **E**2 -5 " E2" Listing for SKF" and "MAT":

01 LBL "SKF" 01 LBL "MAT" 02 RCL 01 02 INDEX "MATK" 03 RCL 02 03 J+ 04 RCL 06 04 J+ 05 XEQ "PZ3" 05 RCL "K3" 06 ENTER 06 +/-07 ENTER 07 ra 08 RCL/ 01 08 J+ 09 STO "K1" 09 J+ 10 Rdn 10 RCL "K6" 11 RCL/ 02 11 +/-12 STO "K2" 12 ra 13 Rdn 13 RCL "K7" 14 RCL/ 06 14 +/-15 STO "K3" 15 ra 16 RCL 04 16 RCL "K8" 17 RCL 03 17 +/-18 RCL 07 18 ra 19 XEQ "PZ3" 19 INDEX "MATE" 20 ENTER 20 RCL "E1" 21 ENTER 21 RCLx "K1" 22 RCL/ 04 22 RCL "E3" 23 STO "K4" 23 RCLx "K2" 24 Rdn 24 +25 RCL/ 03 25 da 26 STO "K5" 26 RCL "E2" 27 Rdn 27 RCLx "K4" 28 RCL/ 07 28 RCL "E3" 29 STO "K4" 29 RCLx "K5" 30 RCL 06 30 + 31 RCL 07 31 da 32 RCL "MATE" 32 RCL 05 33 XEQ "PZ3" 33 RCL/ "MATK" 34 ENTER 34 STO "MATV" 35 RCL/ 06 35 END 36 STO "K7" 37 Rdn 38 RCL/ 07 39 STO "K8" 40 END

In order to see the affect of a varying input voltage E3 and to change the "diode" resistor values if forward or reverse biased, a different main program is required which will be labled "VSWP" for "voltage sweep". This main program is similar in structure to "ACAP" and is given below with comments:

01 LBL "VSWP" 02 CF 01 (Diode ON/OFF flag) 03 10E6 04 STO 06 (Initial values) 05 STO 07 06 -16 (Sweep starts from -16 V) 07 STO "EL" (Left voltage) 08 LBL 00 09 STO "E3" (Varying input voltage) 10 XEQ "SKF" 11 XEQ "MAT" 12 1 13 STO "Vn" 14 XEQ "GETV" (Get V1) 15 STO 11 16 3 17 STO "Vn" 18 XEQ "GETV" (Get V3) 19 STO 13 20 CLA (Display setup) 21 FIX 00 22 ARCL "E3" 23 |-" " (Append space) 24 FIX 03 25 ARCL 13 26 AVIEW (E3 V3) 27 RCL 11 28 X<>Y 29 -30 X≤0? (V3 - V1 < 0 => D6 is ON)31 SF 01 32 10 (ON resistance) 33 10E6 (OFF resistance) 34 FS?C 01 35 X<>Y 36 STO 06 37 2 38 STO "Vn" 39 XEQ "GETV" (Get V2) 40 RCL- 13 **41** X<u>≤</u>0? (V2 - V3) < 0 => D7 is OFF 42 SF 01 43 10E6 44 10 45 FS?C 01 46 X<>Y 47 STO 07 48 1 49 STO+ "EL" (Increment input voltage) 50 16

51 RCL "EL" 52 X≠Y? (Stop at +15 V) 53 GTO 00 (Repeat) 54 END In "SETUP", temporarily change line from 48 GTO "DCAP" to 48 GTO "VSWP". Execute "SETUP", choose DC, and from page 15 the order must be 3, since we are analyzing three nodes,  $V_1$ ,  $V_2$ , and  $V_3$ . The output from -15 V to +15 V is shown below: (Ignore the first output at E3 = -16 V, since this step determines which diode should be turned on.) VЗ EЗ -15 -6.245 -14 -5.710 -13 -5.174-12 -4.639 -11 -4.104-10 -3.569 -9 -3.033 -8 -2.498 -7 -1.963-б -1.428-0.893 -5 -4 -0.357 Begin dead zone -3 0.178 i.e., both diodes OFF -2 -0.002 -1 -0.001 0 0.000 1 0.001 2 0.002 З 0.004 4 0.005 End dead zone

5

6

7

8

9

10

11

12

13

14

15

0.893

1.428

1.963

2.498

3.033

3.569

4.104

4.639

5.174

5.710

6.245

The "glitch" at E3 = -3 V, is due to the discrete 1 V steps in E3. Ideally, the program should be structured so that smaller steps such as 0.1 V, are applied to the circuit and the output displayed only at 1 V or 2 V intervals. The "glitch" would then disappear since the program would more closely simulate the actual circuit where E3 is continuous. However, this is not necessary since the actual circuit operation can be understood using 1 V increments.

#### APPENDIX

## I. Ladder Network Analysis

All circuits analyzed so far have used matrices for the solution form. Ladder networks lend themselves to a more efficient solution form which will run faster.

Given the 4 L-section ladder network shown below:



Let  $B_{B} = 1/2_{B}$   $B_{4} = 1/2_{4} + 1/(2_{7} + 1/B_{B})$   $B_{4} = 1/2_{4} + 1/(2_{5} + 1/B_{4})$   $B_{2} = 1/2_{2} + 1/(2_{3} + 1/B_{4})$ Then  $V_{1}/V_{2} = 1 + 2_{1}B_{2}$   $V_{2}/V_{3} = 1 + 2_{2}B_{4}$   $V_{3}/V_{4} = 1 + 2_{2}B_{4}$   $V_{4}/V_{5} = 1 + 2_{7}B_{6}$ Finally  $V_{1}/V_{5} =$   $(1 + 2_{1}B_{2})(1 + 2_{2}B_{4})(1 + 2_{5}B_{4})(1 + 2_{7}B_{6})$ Taking the inverse will give the transfer function  $V_{5}/V_{1}$ . For output impedance Zo:  $Zo = Z_{e}//(Z_{7} + Z_{e}//(Z_{B} + Z_{A}//(Z_{B} + Z_{1}//Z_{2})))$ Or by chained fractions: Let  $A_{2} = 1/Z_{2} + 1/Z_{1}$   $A_{4} = 1/Z_{4} + 1/(Z_{2} + 1/A_{2})$   $A_{4} = 1/Z_{4} + 1/(Z_{5} + 1/A_{4})$   $A_{9} = 1/Z_{9} + 1/(Z_{7} + 1/A_{4})$  $Zo = 1/A_{9}$ , and similarly for the input impedance Zin.

The ladder network shown below will be analyzed using the above expressions for the output voltage. The circuit is a model of a high frequency transformer. (Ref. 4) The topology is a 3 L-section ladder network.



Although "SKF" and "MAT" may now be inappropriately named, they are retained for the sake of consistency. The high frequency transformer model can be analyzed faster with the following routines than the matrix format used previously.

Store the following values in the registers indicated:

Reference		Stored in
Element Designator	New AC value	Register
Z1       R1         Z2       C2         Z3       R3         Z3       L4         Z4       R5         Z4       L6         Z5       R7         Z5       L8         Z6       C10	10 20 pF 1.5 1 uH 20 K 2 mH 1.5 1 uH 1 K 20 pF	01 02 03 04 05 06 07 08 09 10
Listing for "SKF" and "MAT":		
01 LBL *SKF" 02 RCL 02 03 XEQ *XC" 04 STO "22" 05 RCL 03 06 RCL 04 07 XEQ *SRL" 08 STO "23" 09 RCL 05 10 RCL 06 11 XEQ *PRL" 12 STO "24" 13 RCL 07 14 RCL 08 15 XEQ *SRL" 16 STO "25" 17 RCL 09 18 RCL 10 19 XEQ *PRC" 20 STO "26" 21 END	01 LBL "MAT" 02 RCL "26" 03 RCL+ "25" 04 1/X 05 RCL "24" 06 1/X 07 + 08 STO "B4" 09 1/X 10 RCL+ "23" 11 1/X 12 RCL "22" 13 1/X 14 + 15 STO "B2" 16 RCL "25" 17 RCL/ "26" 18 1 19 + 20 RCL "B4" 21 RCLx "23" 22 1 23 + 24 x	

27 1 28 +

25 RCL "B2" 26 RCLx 01 29 x 30 1/X 31 END

The program "ACAP" must be modified slightly since we are not looking for an element of the "MATV" vector. Delete or flag around line 20 XEQ "GETV", and ignore the Vn? prompt. Some outputs of the transformer model are given below:

Log FdBVDeg2.00-19.29684(Low frequency response)5.00-0.1220(Mid-band response)7.408.849-89(Resonance peak)8.00-23.496177(High frequency rolloff)Note that the resonance peak is followed by a sharp rolloff.

Page 52

II. Building Branch Impedances with the HP-42S

Branch impedances other that the simple series and parallel RC or RL given by the subprograms on page 22 are easy to construct. For example, for the branch impedance 21 shown below p



the HP-42S sequence is:

RCL 01 RCL 02 XEQ "PRC" RCL 03 RCL 04 XEQ "SRC" XEQ "PZ2" RCL 05 RCL 06 XEQ "SRL" XEQ "PZ2" RCL 07 RCL 08 XEQ "SRC"

+ STO "21"

(Insure that the stack does not fill up and an impedance lost into the T-register.)

III. Floating Voltage Sources

Floating voltage sources are sometimes required for diode and transistor models where the value of the voltage source in series with a resistor is about 0.6V. Whatever the purpose, they are analyzed as shown in the example below:



Page 53

Step 1.

 $V_{1} = E_{1}K_{1} + V_{2}K_{2} + (V_{2} - E_{3})K_{3} \text{ or}$   $V_{1} = E_{1}K_{1} + V_{2}(K_{2} + K_{3}) - E_{3}K_{3}$   $V_{2} = E_{2}K_{4} + V_{1}K_{5} + (V_{1} + E_{3})K_{4} \text{ or}$   $V_{2} = E_{2}K_{4} + V_{1}(K_{5} + K_{4}) + E_{3}K_{4}$ 

Step 3.

$$\begin{vmatrix} 1 & -(K_{2} + K_{2}) \\ -(K_{3} + K_{4}) & 1 \end{vmatrix} \begin{vmatrix} V_{1} \\ V_{2} \end{vmatrix} = \begin{vmatrix} E_{1}K_{1} - E_{2}K_{2} \\ E_{2}K_{4} + E_{2}K_{4} \end{vmatrix}$$

where the intermediate step 2. is skipped. Note that node  $V_1$  "sees" a voltage of  $V_2 - E_3$  when "looking at" node  $V_2$  via impedance Z<sub>4</sub>. Conversely, node  $V_2$  "sees" a voltage of  $V_1 + E_3$  when "looking at" node  $V_1$  via Z<sub>4</sub>. Hence the polarity of the floating source must be observed with care when writing the node equations.

IV. Designing with K Factors

The following is an example of how K factors can be used in circuit design:

Given the N = 4 star network shown on page 3 where the Z's will be assumed all R's, determine the required resistor values such that:

 $V_0 = E_1 K_1 + E_2 K_2 + E_3 K_3 + E_4 K_4$ = E\_1(0.1) + E\_2(0.2) + E\_3(0.3) + E\_4(0.4)

for any values of  $E_1$  thru  $E_4$ . Note that

 $K_1 + K_2 + , , + K_N = 1$  (1)

for a star network of N branches.

One solution method would be to generate a set of four simultaneous equations from Kirchoff's Current Law or Kirchoff's Voltage Law, for the four unknown resistor values. However, using K factors allows the simultaneous equations to be avoided:

Let  $R_1 = 1K$  (or any convenient value), then:

 $R_2 = R_1 K_1 / K_2 = 1000(0.1) / 0.2 = 500$  ohms.

 $R_{3} = R_1 K_1 / K_3 = 100 / 0.3 = 333$  ohms.

 $R_4 = R_1 K_1 / K_4 = 100 / 0.4 = 250$  ohms.

For an N = 3 branch, assume the design requirements are:

 $K_1 = 0.2, K_2 = 0.25, \& K_3 = 0.15.$ 

In this case,  $K_1 + K_2 + K_3 = 0.6$ , and to satisfy (1) above, we must provide a fourth branch with V4 = 0 and

 $K_{4} = 1 - 0.6 = 0.4.$ 

Again letting R<sub>1</sub> be 1K:

 $R_2 = 1000(0.2)/.25 = 800$  ohms,

 $R_{2} = 200/0.15 = 1333$  ohms,

 $R_4 = 200/0.4 = 500$  ohms.

The star or summing network is useful where the output Vo is connected to a high impedance such as non-inverting op amp or comparator inputs. References:

- 1. <u>Pulse. Digital. and Switching Waveforms</u>, Millman & Taub, 1965, p. 7.
- 2. <u>Operational Amplifiers. Design and Applications</u>, Graeme, Tobey, & Huelsman, 1971, p. 202.
- 3. <u>Introduction to Operational Amplifier Theory</u> and Applications, Wait, Huelsman, & Korn, 1975, p. 147.
- 4. <u>Reference Data for Radio Engineers</u>, 5th Ed., ITT/Sams, p. 12-1.
- 5. Algorithms for RPN Calculators, Ball, 1978, p. 272.
- 6. <u>Modeling The Bipolar Transistor</u>, Getreu, 1976, Tektronix.